TECHNICAL MANUAL

ORGANIZATIONAL MAINTENANCE MANUAL DISPLAY EQUIPMENT MAINTENANCE

EXPANDED TROUBLESHOOTING (LOGIC DIAGRAMS)

GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

Change
No. 1

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, D.C., 15 August 1991.

ORGANIZATIONAL MAINTENANCE MANUAL: DISPLAY EQUIPMENT MAINTENANCE. EXPANDED TROUBLESHOOTING (LOGIC DIAGRAMS) GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73.

TM 9-1430-655-20-4-3, 10 January 1985, is changed as follows:

1. Remove old pages and insert new pages as indicated below. New or changed material is indicated by the applicable change number, i.e., Change 1, at the bottom of the page adjacent to the page number. Revised text will have a vertical bar in the margin next to the changed area. Revised illustrations will have suffix change letter added to the identification number.

Remove Pages	Insert Pages
A/(B blank) i and ii FO-1 (Sheet 1 of 2) FO-40 (Sheet 2 of 2) FO-41 (Sheet 3 of 4) FO-41 (Sheet 4 of 4) FO-44 (Sheet 1 of 2) FO-48 (Sheet 2 of 2) FO-50 (Sheet 2 of 2) FO-57 (Sheet. 2 of 5) FO-57 (Sheet 2 of 5) FO-59 FO-61 (Sheet 1 of 7) FO-61 (Sheet 5 of 7) FO-61 (Sheet 6 of 7)	A/(B blank) i and ii FO-1 (Sheet 1 of 2) FO-40 (Sheet 2 of 2) FO-41 (Sheet 3 of 4) FO-41 (Sheet 4 of 4) FO-44 (Sheet 1 of 2) FO-48 (Sheet 2 of 2) FO-49 FO-50 (Sheet: 2 of 2) FO-57 (Sheet. 1 of 5) FO-57 (Sheet 2 of: 5) FO-59 FO-61 (Sheet- I of 7) FO-61 (Sheet 6 of 7)
(. 5 51 (611001 6 61 1)

2. File this change, sheet in. front of the publication for reference.

By Order of the Secretary of the Army:

GORDON R. SULLIVAN General, United States Army, Chief of Staff

Official:

PATRICIA P. HICKERSON

Brigadier General, United States Army The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32E, Block 2340, Organizational Maintenance requirements for TM 9-1430-655-20-4-3, AN/TSQ-73 Missile System.

WARNING

DANGEROUS VOLTAGE

is used in the operation of this equipment

DEATH ON CONTACT

may result if personnel fail to observe safety precautions

Never work on electronic equipment unless there is another person nearby who is familiar with the operation and hazards of the equipment and who is competent in administering first aid. When the technician is aided by operators, he must warn them about dangerous areas.

Whenever possible, the power supply to the equipment must be shut off before beginning work on the equipment. Take particular care to ground every capacitor likely to hold a dangerous potential. When working inside the equipment, after the power has been turned off, always ground every part before touching it.

Be careful not to contact high-voltage connections when installing or operating this equipment.

Whenever the nature of the operation permits, keep one hand away from the equipment to reduce the hazard of current flowing through vital organs of the body.

WARNING

Do not be misled by the term "low voltage." Potentials as low as 50 volts may cause death under adverse conditions.

EXTREMELY DANGEROUS POTENTIALS

greater than 500 volts exist in the following units:

Display console high voltage power supply

Display console CRT

WARNING

For emergencies requiring immediate shutdown of system power, press SYSTEM POWER OFF switch located on power cabinet power transfer unit. Observe that SYSTEM POWER ON indicator light goes off.

a/(b blank)

LIST OF EFFECTIVE PAGES

Insert latest change pages, dispose of superseded pages in accordance with applicable regulations.

NOTE: The portion of the text affected by the changes is indicated by a vertical line in the outer margins of the page.

Dates of issue for original and change pages are:

Original ...0... 10 Jan 85 Change ...1... 15 Aug 91

TOTAL NUMBER OF PAGES IN THIS PUBLICATION IS 125, CONSISTING OF THE FOLLOWING:

Page	*Change	Page	*Change	Page	*Change
No.	No.	No.	No.	No.	No.
a	0	FO-34 (2 Sheets)	0		
b Blank	0	FO-35	0		
Α	1	FO-36 (3 Sheets)	0		
B Blank	1	FO-37 (4 Sheets)	0		
i	1	FO-38 (3 Sheets)	0		
ii - viii	0	FO-39 (2 Sheets)	0		
FO-1 (Sheet I)	1	FO-40 (Sheet 1) .	0		
FO-1 (Sheet 2)	0	FO-40 (Sheet 2) .	1		
FO-2		FO-41 (Sheets 1 a	nd 2)0		
FO-3	0	FO-41 (Sheets 3 a			
FO-4 (2 Sheets)	0	FO-42	0		
FO-5 `	0	FO-43	0		
FO-6 (3 Sheets)		FO-44 (Sheet 1) .	1		
FO-7 (2 Sheets)		FO-44 (Sheet 2) .			
FO-8 (2 Sheets)		FO-45 (2 Sheets)			
FO-9 (2 Sheets)		FO-46			
FO-10		FO-47			
FO-11	0	FO-48 (Sheet 1) .			
FO-12	0	FO-48 (Sheet 2) .			
FO-13		FO-49			
FO-14 (2 Sheets)		FO-50 (Sheet 1) .			
FO-15		FO-50 (Sheet 2) .			
FO-16 (4 Sheets)		FO-51			
FO-17 (2 Sheets)		FO-53			
FO-19 (2 Sheets)		FO-54 (3 Sheets)			
FO-20		FO-55			
FO-21		FO-56			
FO-22		FO-57 (Sheets 1 a			
FO-23		FO-57 (Sheets 3 th			
FO-24		FO-58			
FO-25 (2 Sheets)		FO-59	_		
FO-26 (2 Sheets)		FO-60			
FO-27		FO-61 (Sheet 1) .			
FO-28		FO-61 (Sheets 2 th			
FO-29		FO-61 (Sheets 5 a			
FO-30 (2 Sheets)		FO-61 (Sheet 7) .			
FO-31		FO-62			
FO-32		FO-63 (2 Sheets)			
FO-32 FO-33 (3 Sheets)	-	1 0-03 (2 3116618)			
1 O-33 (3 SHEERS)					

^{*}Zero in this column indicates an original page.

TECHNICAL MANUAL

NO. 9-1430-655-20-4-3

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, D.C., 10 January 1985

ORGANIZATIONAL MAINTENANCE MANUAL: DISPLAY EQUIPMENT MAINTENANCE EXPANDED TROUBLESHOOTING (LOGIC DIAGRAMS). GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS

You can help improve this manual. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms) or DA Form 2028-2, located in back of this manual, direct to: Commander, U.S. Army Missile Command, ATTN: AMSMI-LC-ME-P, Redstone Arsenal, AL 35898-5238. A reply will be furnished to you.

TABLE OF CONTENTS

Chapter		Page
	OF ILLUSTRATIONS DF TABLES	iv viii
5	DISPLAY CONSOLE EXPANDED TROUBLESHOOTING	5-1
	Section I. INTRODUCTION	5-1
	5-1. Scope	5-1 5-1 5-1 5-1
	Section II. OVERALL THEORY OF OPERATION	5-8
	5-5. Overall Functional Description	5-8 5-15 5-15 5-173
	5-8. General	5-173 5-174 5-183 5-193 5-203

TABLE OF CONTENTS - Continued

Chapter		Page
5-13	8-Input Multiplexer Detailed Description	5-20°
	Program Memory and Command Register Detailed Description	5-20°
	HighSpeed Output Buffer Detailed Description	5-20
5-16	Timing and Control Detailed Description	5-20
Secti	on IV. DISPLAY CONTROLLER	5-24 ⁻
		= 0.4
	General	5-24
	Arithmetic Logic Detailed Description	5-24
	Data File Storage and Address Detailed Description	5-25
	8-Input Multiplexer Detailed Description	5-26
	Program Memory and Command Register Detailed Description	5-26
	High Speed Output Buffer Detailed Description	5-27
5-23	Serial-to-Parallel Buffer Detailed Description	5-27
5-24.	Low Speed Output Buffer Detailed Description	5-27
	Timing and Control Detailed Description	5-27
Secti	on V. DISPLAY BUFFER	5-30
	General	5-30
5-27	Control Logic Detailed Description	5-30
5-28.	Read/Write Address Counter Detailed Description	5-30
5-29	Read/Write Memory and Output Register Detailed Description	5-30
Secti	on VI. VIDEO COMPRESSOR	5-31
	General	5-31
	Radar Video Mixer Detailed Description	5-31
	Input/Output Logic Detailed Description	5-31
5-33	Memory Detailed Description	5-31
5-34	Range Mark and Azimuth Generator Detailed Description	5-32
	Test Logic Detailed Description	5-32
5-36	Timing and Contrbl Detailed Description	5-33
Secti	on VII. DISPLAY GENERATOR	5-33
F 27	General	5-33
	General	
	Line Generator Detailed Description	5-33
5-39	Character Generator Detailed Description	5-33
	Video Subsystem Detailed Description	5-34
5-41.	Deflection Subsystem Detailed Description	5-35
Secti	on VIII. FRONT PANEL LOGIC	5-35
5-42	General	5-35
	Lamp Control Detailed Description	5-35
	Input/Output Control Detailed Description	5-35 5-35

TABLE OF CONTENTS - Continued

Chapter	Page
5-45. AP Data Select Detailed Description	5-364
5-46. Switch Coding Detailed Description	5-364
5-47. Data MultiplexingDetailed Description	
5-48. Input/Output Data Buffer Register Detailed Description	
Section IX. COMPUTER BUFFER/C-BIT	5-377
5-49. General	5-377
5-50. Parity Generation Detailed Description	
5-51. Input/Output Register Detailed Description	
5-52. Test Decoding Detailed Description	
5-53. AP and DOU Interface Detailed Description	
5-54. Input/Output Control Detailed Description	
5-55. BIT Sample Multiplexing Detailed Description	
5-56. Initialization Detailed Description	5-415
Section X. CLOCK CIRCUIT	5-423
5-57. Clock Circuit Detailed Description	5-423
Section XI. IOX AND DOU INTERFACE	5-428
5-58. IOX Interface	5-428
5-59. DOU Interface	5-428
Section XII. POWER DISTRIBUTION	5-429
5-60. Display Console Power Distribution	5-429
5-61. Remote Display Console Power Distribution	
Section XIII. CABLING AND FRONT PANEL SCHEMATIC DIAGRAMS	5-434
5-62. Cabling Diagrams	5-434
5-63. Front Panel Schematics	
Section XIV. AP AND DC PROGRAMS	5-435
5-64. AP and DC Program Description	5-435
Section XV. WORD FORMATS	5-503
5-65. General	5-503
Section XVI. GLOSSARY OF TERMS	5-534
5-66 General	5-534
: N=C1C1	7-7 4/1

LIST OF ILLUSTRATIONS

Figure	Title	Page
5-1.	Display Console Major Units and Assemblies	5-3
5-2.	Display Console Overall Functional Block Diagram	5-9
5-3.	Display Console Primary Data and Control Lines Block Diagram	
5-4.	Alterable Processor Block Diagram	
5-5.	High Speed Input Buffer Block Diagram	
5-6.	High Speed Input Buffer Input Logic Block Diagram	
5-7.	High Speed Input Buffer Read/Write Memory and Output Register Block Diagram	
5-8.	High Speed Input Buffer Read/Write Address Counter Block Diagram	
5 - 9.	High Speed Input Buffer Control Logic Block Diagram	
5-10.	High Speed Input Buffer Control Logic Timing Diagram	
5-11.	Low Speed Input/Output Block Diagram	
5-12.	Low Speed Input/Output Logic Data Flow	
5-13.	Arithmetic Logic Block Diagram	
5-14.	Arithmetic Logic A thru D Detailed Block Diagram	
5-15.	Data File Storage and Address Block Diagram	
5-16.	8-Input Multiplexer	
5-17.	Alterable Processor Data Transmission Paths	
5-18.	Program Memory and Command Register Block Diagram	
5-19.	High Speed Output Buffer Block Diagram	
5-20.	Timing and Control Block Diagram	
5-21.	Timing and Control Command Copy Register Block Diagram	
5-22.	Timing and Control Command Timing Block Diagram	
5-23.	Phase TI/T2 Timing States	
5-24.	Timing and Control Sense Switch Logic Block Diagram	
5-25.	Timing and Control Instruction Decode Block Diagram	
5-26.	Timing and Control Data Bus Select Logic Block Diagram	
5-27.	Display Controller Block Diagram	
5-28.	Arithmetic Logic Block Diagram	
5-29.	Arithmetic Logic A thru D Detailed Block Diagram	5-255
5-30.	Data File Storage and Address Block Diagram	
5-31.	8-Input Multiplexer	
5-32.	Display Controller Data Transmission Paths	
5-33.	Program Memory and Command Register Block Diagram	
5-34.	High Speed Output Buffer Block Diagram	
5-35.	Serial-to-Parallel Buffer Block Diagram	
5-36.	Low Speed Output Buffer Block Diagram	
5-37.	Timing and Control Block Diagram	5-277
5-38.	Timing and Control Command Copy Register Block Diagram	
5-39.	Timing and Control Command Timing Block Diagram	
5-40.	Phase T1/T2 Timing States	
5-41.	Timing and Control Sense Switch Logic Block Diagram	5-295
5-42.	Timing and Control Instruction Decode Block Diagram	5-297
5-43.	Timing and Control Data Bus Select Block Diagram	
5-44.	Display Buffer Block Diagram	
5-45.	Control Logic Block Diagram	
5-46.	Control Logic Write and Read Mode Timing	
5-47.	Read/Write Address Counter Block Diagram	
5-48	Read/Write Memory and Output Register Block Diagram	5-313

LIST OF ILLUSTRATIONS - Continued

Figure	Title	Page
5-49.	Video Compressor Block Diagram	5-317
5-50.	Radar Video Mixer	
5-51.	Input/Output Logic Block Diagram	5-321
5-52.	Memory Block Diagram	
5-53.	Range Mark and Azimuth Block Diagram	
5-54.	Test Logic Block Diagram	
5-55.	Timing and Control Block Diagram	
5-56.	Timing and Control Timing Diagram	
5-57.	Display Generator Block Diagram	
5-58.	Line Generator Block Diagram	
5-59.	Character Generator Block Diagram	
5-60.	Stroke Data Word Writing Instruction Format	
5-61.	X/Y Amplitude	
5-62.	Video Subsystem Block Diagram	
5-63.	Deflection Subsystem Block Diagram	
5-64.	Front Panel Block Diagram	
5-65.	Lamp Control Block Diagram	
5-66.	Input/Output Control Block Diagram	
5-60. 5-67.	Input/Output Control Block Blagram	
5-67. 5-68.	AP Data Select Block Diagram	
5-66. 5-69.		
5-69. 5-70.	Switch Coding Block Diagram	
5-70. 5-71.	Data Multiplexing Block Diagram	
	Input/Output Data Buffer Register Block D i a g r a m	
5-72.	Computer Buffer/C-Bit Block Diagram	
5-73.	Parity Generation Block Diagram	
5-74.	Input/Output Register Block Diagram	
5-75	Test Decoding Block Diagram	
5-76.	OFR Word Format (Non IB Test)	
5-77	OFR Word Format (IB Test)	
5-78	AP and DOU Interface Block Diagram	
5-79	Computer Buffer/C-Bit Feedback Timing D i a g r a m	
5-80.	Input/Output Control Block Diagram	
5-81	Timing and Control OFR Input Logic Timing	
5-82	OFR, DEV, EOB and Stop Interface Timing	
5-83	Timing and Control Status Word Output Logic Timing	
5-84	Console Status Word and ITR Operation Interface T i m i n g	
5-85	BIT Sample Multiplexing Block Diagram	5-409
5-86	Initialization Block Diagram	
5-87	Clock Circuit Block Diagram	
5-88	Display Console Clock Phases and Waveforms	5-427
5-89	Display Console Power Distribution Block Diagram	5-431
5-80	Remote Display Console Power Distribution Block Diagram	5-433
5-91.	OFR Data Word Formats	5-504
5-92.	Console Control Message	
5-93.	Hook Marker Message	
5-94.	Pointer Message	
5-95.	Safe Corridor Message	
5-96.	Jam Strobe Message	

LIST OF ILLUSTRATIONS


Figure	Title	Page
5-97.	Fixed Point Message	5-522
5-98.	Track Marker Message	5-523
5-99.	Track Message	5-525
5-100.	Fire Unit and Site Message	5-527
5-101.	Alphanumeric Read Out (ARO) Message	5-529
5-102.	Geographic Map Message	5-529
5-103.	Geo Ref Message	5-530
5-104.	Clutter Map Message	5-530
5-105.	End of File Message	5-531
5-106.	Test Message	5-531
FO-1.	Alterable Processor High Speed Input Buffer Input Logic Diagram	
FO-2.	Alterable Processor High Speed Input Buffer Read/Write Memory and Output Register Logic Diagram.	
FO-3.	Alterable Processor High Speed Input Buffer Read/Write Address Counter Logic Diagram	
FO-4.	Alterable Processor High Speed Input Buffer Control Logic Diagram	
FO-5.	Alterable Processor Low Speed Input/Output Logic Diagram	
FO-6.	Alterable Processor Arithmetic Logic Diagram .	
FO-7.	Alterable Processor Data File Storage and Address Logic Diagram	
FO-8.	Alterable Processor 8-Input Multiplexer Logic Diagram	
FO-9.	Alterable Processor Program Memory and Command Register Logic Diagram	
FO-10.	Alterable Processor High Speed Output Buffer Logic Diagram	
FO-11.	Alterable Processor Timing and Control Command Copy Register Logic Diagram	
FO-12.	Alterable Processor Timing and Control Command Timing Logic Diagram	
FO-13.	Alterable Processor Timing and Control Sense Switch Logic Diagram.	
FO-14.	Alterable Processor Timing and Control Instruction Decode Logic Diagram	
FO-15.	Alterable Processor Timing and Control Data Bus Select Logic Diagram	
FO-16.	Display Controller Arithmetic Logic Diagram	
FO-17.	Display Controller Data File Storage and Address Logic Diagram	
FO-18.	Display Controller 8-Input Multiplexer Logic Diagram	
FO-19.	Display Controller Program Memory and Command Register Logic Diagram	
FO-20.	Display Controller High Speed Output Buffer Logic Diagram	
FO-21.	Display Controller Serial to Parallel Buffer Logic Diagram	
FO-22.	Display Controller Low Speed Output Buffer Logic Diagram	
FO-23.	Display Controller Timing and Control Command Copy Register Logic Diagram	
FO-24.	Display Controller Timing and Control Command Timing Logic Diagram	
FO-25. FO-26.	Display Controller Timing and Control Sense Switch Logic Diagram	
FO-26. FO-27.	Display Controller Timing and Control Instruction Decode Logic Diagram	
FO-27. FO-28.	Display Controller Timing and Control Data Bus Select Logic Diagram	
FO-26. FO-29.	Display Buffer Control Logic Diagram	
FO-30.	Display Buffer Read/Write Memory and Output Register Logic Diagram	
FO-30. FO-31.	Video Compressor Radar Video Mixer Logic Diagram	
FO-31. FO-32.	Video Compressor Input/Output Logic Diagram	
FO-32.	Video Compressor Imput/Odiput Logic Diagram	
FO-34.	Video Compressor Range Mark and Azimuth Generator Logic Diagram	
FO-35.	Video Compressor Test Logic Diagram	
FO-36.	Video Compressor Timing and Control Logic Diagram	

LIST OF ILLUSTRATIONS

Figure	Title	Page
FO-37.	Display Generator Line Generator Logic Diagram	
FO-38.	Display Generator Character Generator Logic Diagram	
FO-39.	Display Generator Video Subsystem Logic Diagram	
FO-40.	Display Generator Deflection Subsystem Logic Diagram	
FO-41.	Front Panel Lamp Control Logic Diagram	
FO-42.	Front Panel Input/Output Control Logic Diagram	
FO-43.	Front Panel AP Data Select Logic Diagram	
FO-44.	Front Panel Switch Coding Logic Diagram	
FO-45.	Front Panel Data Multiplexing Logic Diagram	
FO-46.	Front Panel Input/Output Data Buffer Register Logic Diagram	
FO-47.	Computer Buffer/C-BIT Parity Generation Logic Diagram	
FO-48.	Computer Buffer/C-BIT Input/Output Register Logic Diagram	
FO-49.	Computer Buffer/C-BIT Test Decoding Logic Diagram	
FO-50.	Computer Buffer/C-BIT Alterable Processor and Display Output Unit Interface Logic Diagram	
FO-51.	Computer Buffer/C-BIT Input/Output Control Logic Diagram	
FO-52.	Computer Buffer/C-BIT Bit Sample Multiplexing Logic Diagram	
FO-53.	Computer Buffer/C-BIT Initialization Logic Diagram	
FO-54.	Clocking Circuit Logic Diagram	
FO-55.	IOX Interface Interconnection Diagram	
FO-56.	DOU Interface Interconnection Diagram	
FO-57.	Display Console Power Distribution Diagram	
FO-58.	Remote Display Console Power Distribution Diagram	
FO-59.	Display Console Cabling Diagram	
FO-60.	Display Console Interconnecting Cabling Diagram	
FO-61.	Left Hand Front Panel, Schematic Diagram	
FO-62.	Center Section Front Panel, Schematic Diagram	
FO-63.	Right Hand Front Panel, Schematic Diagram	

LIST OF TABLES

Figure	Title	Page
5-1.	AN/TSQ-73 Major Equipment Cross-Reference	5-5
5-2.	Display Console Major Assembly Cross-Reference	5-7
5-3.	Left Hand Assembly Card Location Index	5-17
5-4.	Center Assembly Card Location Index	5-23
5-5.	Right Hand Assembly Card Location Index	5-23
5-6.	Left Hand Assembly Key Signal Lookup	5-29
5-7.	Center Section Key Signal Lookup	5-103
5-8.	Right Hand Assembly Key Signal Lookup	5-112
5-9.	Counter/Memory Address Conversion	5-184
5-10.	ALU Control Decoding Scheme	5-200
5-11.	ALU Function Codes (Except MPY)	5-200
5-12.	ALU Logic and Arithmetic Operations	5-203
5-13.	Look Ahead Carry Generator Truth Table	5-204
5-14.	8-Input Multiplexer Input Data Description	5-215
5-15.	Instruction Decoding	5-215
5-16.	Command Set Description	5-221
5-17.	Source Codes	5-229
5-18.	A Multiply Function Decoding	5-236
5-19.	ALU Control Decoding Scheme	5-257
5-20.	ALU Function Codes	5-257
5-21.	ALU Logic and Arithmetic Operations	5-258
5-22.	Look Ahead Carry Generator Truth Table	5-259
5-23.	8-Input Multiplexer Input Data Description	5-264
5-24.	Instruction Decoding	5-269
5-25.	DC Control Channel Output Functions	5-275
5-26.	DG Decoder Functions	5-275
5-27.	Command Set Description	5-279
5-28.	Source Codes	5-287
5-29.	Stroke Information Decode	5-347
5-30.	Command Word Formats	5-375
5-31.	Data Transfer Word Formats	5-376
5-32.	OFR Test Command Encoding	5-388
5-33.	Feedback Decoder Inputs and Outputs	5-397
5-34.	Input Control Byte Operation Codes	5-398
5-35.	MUX Addresses and Bit Data	5-417
5-36.	AP Program Listing	5-436
5-37.	DC Program Listing	5-475
5-38.	AP Initialization Program	5-491
5-39.	OFR Test Command Encoding	5-504
5-40.	BIT Sample Data	5-507
5-41.	Console Status Words	5-513
5-42.	AP/Front Panel Command Word Formats	5-532
5-43.	Lamp Data Formats	5-532
5-44.	Front Panel Output Word Formats	5-533



F/O - 8H

53-0

INPUTS

A10MA04

ABLTC2E

ADDBL0

AIBRSD4

LADR80

LIBENA

LIBPFJ

LMMANS

LT8AG2E

LT8CG0E

LT8CG1E

LTSCG2E LTSCG3E

LTSDG0E

LTSDG1E


LTSDG2E

LT8DG3E

FO-1. Alterable Processor High Speed Input Buffer Input Logic Diagram (Sheet 1 of 2)

NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN)
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE△ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE
 OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS
- REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
- 7. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- 8. SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



<u>F/O - 8H</u>

53-0

51-0

INPUTS

ABLTC2E

ADDBL0

LIBENA

LIBPFJ

LMMANS

LT8AG2E

LTSCG0E

LT8CG1E

LTSCG2E

LT8CG3E

LTSDG0E

LT8DG1E LTSDG2E

LT8DG3E

OUTPUTS

ADDDT0

ADDFB8

ADDLOR ADDL1R

ADDLAR

ADDL4R

ADDL5R

ADDL7R


ADMPTA

Change 1 FO-1. Alterable Processor High Speed Input Buffer Input Logic Diagram (Sheet 1 of 2)

NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE
 - INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE
- MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS
- FOR DC POWER AND GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200113A



ADDL2R ADDL3R

ADDL6R ADDL6R ADDL7R

ADDITA
ADMITA
AIBAMTA
AIBAMTB
AIBAMTC
AIBAMTD
AIBA40
AIBELA
AIBREA
AIBWEOV

AIBOLA AMWRKO A10NBA

AIBM109C AIBM110C

AIBM112C AIBM113C AIBM114C


AIBM115C AIB011U AIB012U AIB013U AIB014U 54-2 54-2

FO-2. Alterable Processor High Speed Input Buffer Read/Write Memory and Output Register Logic Diagram

NOTES: UNLESS OTHERWISE SPECIFIED 1. PARTIAL REFERENCE DESIGNATIONS ARE

- SHOWN; FOR COMPLETE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE AF CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOL ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGUR
 △ INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURI
 OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCL CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER
 AND GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD
- LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O - SH	<u>OUTPUTS</u>	F/O - SH
AIBASS	4-2	AIBA40	2-0
AIBASR	4-2	AIBAMTA	2-0
AIBRE0V	4-2	AIBAMTB	2-0
AIBR0J	4-2	AIBAMTC	2-0
Albrsd4	53-0	AIBAMTD	2-0
Albweov	4-2		
Albw0J	4-2		
A10NBA	54-2		



FO-3. Alterable Processor High Speed Input Buffer Read/Write Address Counter Logic Diagram

TM 9-1430-655-20-4-3

- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE

OUTPUT TO BOTH SAME AND


ANOTHER FIGURE

OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200115

INPUTS OUTPUTS ADDWDK ADDFBS
AIBRSD4
AXFHB0
LIBLPR AIB0LA AIBREA AIBREOV ARIBROV



FO-4. Alterable Processor High Speed Input Buffer Control Logic Diagram (Sheet 1 of 2)


NOTES: UNLESS OTHERWISE SPECIFIED

PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.

- ASSEMBLY DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS FIGURE ARE
 CONTAINED ON LEFT HAND CARD CAGE A1A
 (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND
 ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AI GROUND CIRCUITS.
- CIRCUITS.


 CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT CARD PIN NUMBERS.

 SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THR 5-8 FOR COMMON LISTING.



FO-4. Alterable Processor High Speed Input Buffer Control Logic Diagram (Sheet 2 of 2)

INPUTS	P/O : 5H	INPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/0 -
ADDVCA	12-0	AALR411A	8-2	ASMZA04	54-2	ALB070V	8-
AALRIIIA	8-1	AALR412A	8-2	ASMZE04	54-2	ALBOSOV	8
AALR112A	8-1	AALR413A	8-2	LAPRQAV	42-0	ALB090V	8-
AALRUSA	8-1	AALR414A	8-2	RLRQ1D4	42-0	ALB100V	8-
AALR114A	6-1	ALCEJA	14-2	ALACKA	9-1	ALBIIOV	8-
AALR211A	8-1	ALINDB4	50-2		14-2	ALB120V	8-
AALR213A	8-1	ALGEDO	14-2	ALB000V	8-1	ALB130V	8-
AALR214A	8-1	ALRQRA	14-2	ALB010V	8-1	ALB140V	8-
AALR311A	8-2	AMRSTAV	53-0	ALB020V	8-1	ALB150V	8-
AALR312A	8-2	AT1VB0	14-2	ALBO40V	8-1	ALCMDD	42
AALR313A	8-2	AT2 FFJ	12-0	ALB050V	8-1		50
AALR314A	8-2	AXPLB0	14-2	ALB060V	8-1	ALENAD	42
OUTPUTS	<u>F/O - SII</u>	OUTPUTS	F/Q - S0	OUTPUTS	F/O - SI	<u>OUTPUTS</u>	<u>F/O -</u>
ALENFJ	50-2	(A L004D)	50-1	AL109B	46-0	AL113B	41-
ALIOOB	4C-0		52-1	(AL009D)	50-1		16-
(AL000D)	1-02	ALI053	46-0		52-1	(AL013D)	50-
	52-1	(A1,005D)	50-1	ALITOB	46-0		52-
ALI01B	46-0		52~1	(AL010D)	50-1	ALI14B	46-
(ALOUID)	50-1	ALM6B	46-0		52-1	(AL014D)	50-
	52-1	(AL006D)	50-1	ALHIB	41-2		52-
ALf02B	46-0		52-1		46-D	ALJ15B	46-
(AL002D)	50-1	ALI07B	46-0	(AL011D)	50-1	(AL015D)	50-
	52-1	(AL007D)	50-1		52-)		52-
AL103B	46-0		52-1	ALJ12B	41-2	LAPACOV	50-
(ALOBSD)	50-1	ALJOSE	46-0		46-0	LAPUA	50-
	52-1	(AL008D)	59-1	(AL012D)	50-1		



FO-5. Alterable Processor Low Speed Input/Output Logic Diagram

NOTES: UNLESS OTHERWISE SPECIFIED PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.


- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

 - INPUT FROM SAME FIGURE

 - OUTPUT TO ANOTHER

 FIGURE OUTPUT TO BOTH SAME
 - AND ANOTHER FIGURE OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS. REFER TO TABLE 5-6 THRU 5-8 FOR
- COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS. REFER TO DISPLAY CONSOLE
- POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS: REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O - SIL	INPUTS	F/O - SH	INPUTS	F/d - St
AAC LIXO	14-0	AALR332A	10-6	ACD#31T	14-
AALRIIIA	6-2	AALR333A	10-0	ACD832T	14-
AALR112A	8-1	AA LRII IAA	10-0	ACD834T	14-
AALR113A	8-1	AALR411A	6-2	ACR05AV	9-2
AALR114A	8-1	AA1.R412A	8-2	ACR060V	9-2
AALRI31A	10-0	AALR413A	8-2	ACR07A	9-2
AALR132A	19-0	AALR414A	8-2	ACRQ20E	9-2
AALR133A	10-0	AA1.R431A	10-0	ACRQ21E	9-z
AALR134A	10-0	AALR432A	10-0	ACRQ42E	9-2
AALR211A	H-1	AALR433A	16-6	AFD000	7-2
AALR212A	8-1	AALR434A	10-0	AFD010	7-2
AALR213A	8-1	AARSMA	12-0	AFD020	7-2
AALR214A	8-1	ASMZAA	54+2	AFD030	7-2
AALR231A	10-0	ACD814T	24-0	AFD040	7-2
AAUR232A	10-0	ACDN20T	14-0	AFD050	7-2
AALR233A	10-0	ACD821T	14-0	AF10060	7-2
AALR234A	10-0	ACD822T	14-0	AFD070	7-2
AALR311A	8-2	ACD823T	14-0	AFD080	7-2
AALR312A	8-2	ACD824T	14-0	AFD090	7-2
AALR313A	8-2	ACDH25T	14-0	APD100	7-2
AALR314A	8-2	ACD#26T	14-0	AFD110	7-2
AALR331A	10-0	ACD827T	14-0	AFD120	7-2
INPUTS	F/O - SH	OUTPUTS	F/O - Sit	OUTPUTS	F/Q - 5
AFD130	7-2	AACROTO	52-z	AALR303A	8-2
AFD140	7-2	AACRCTD	52-2	AALR304A	8-2
APD150	7-2	AAFSMTA	52-2	AALR321A	8-2
AMCCRIU	12-0	AAPSMTB	52-2	AALR322A	\$-2
AMCCR2U	12-0	AAFSMTC	52-2	AALR323A	8-2
AMFSRIU	12-0	AAPSMTD	52-2	AALR324A	8-2
AMFSR2U	12-0	AALR101A	8-1	AALR401A	8-2
AMF6R3U	12-0	AALR102A	8-1	AALR402A	8-2
AMESR4II	12-0	AALR103A	8-1	AALR403A	8-2
AORLDA	14-0	AALR104A	8-1	AALR404A	8-2
AT2FFJ	12-0	AA URIZIA	8-1	AALR421A	8-2
AXC BA0	11-0	AALR122A	8-1	AALR422A	8-2
AXMPYOV	14-0	AALR123A	8-1	AALR423A	8-2
AXSHFOV	14-0	AALR124A	8-1	AALR424A	8-2
LENCBIT	52-1	AALR201A	8-1	AALISA	14-
LESC 10	52-1	AALR202A	8-1	AAU5C2A	14-
LESC20	52-1	AA LR203A	8-1	ABM020	52-
LESC40	52-1	AALR204A	8-1	ABM030	52-
LHCTR3U	52-1	AALR221A	8-1	ACD831T	14-
LHCT3AV	52-1	AALR222A	8-1	ACR070V	8-1
200 1007	36-1	AALR223A	8-1	APBHLO	52-
		AALR224A	8-1	АРРНМО	52-
		AALR301A	8-2	ASKDFA	9-1
		AALR302A	8-2	ASMZAA	10-




FO-6. Alterable Processor Arithmetic Logic Diagram (Sheet 1 of 3)


- NOTES: UNLESS OTHERWISE SPECIFIED PARTIAL DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY
 - DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS
 FIGURE ARE CONTAINED ON LEFT
 HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE

- USED, ABBREVIATED
 DESIGNATIONS ARE SHOWN).
 DEFINITIONS FOR SYMBOLS
 SHOWN ARE AS FOLLOWS:


 - INPUT FROM ANOTHER FIGURE
 INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND
 ANOTHER FIGURE OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 REFER TO TABLE 5-6 THRU 5-8 FOR COMBINETE SIGNAL LOCAL LIB AND
- COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND
- CIRCUITS. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN
- NUMBERS.
 SPIXXX INDICATES +5V PULL UP
 THROUGH RESISTOR CARDS;
 REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.




FO-6. Alterable Processor Arithmetic Logic Diagram (Sheet 2 of 3)



FO-6. Alterable Processor Arithmetic Logic Diagram (Sheet 3 of 3)







FO-7. Alterable Processor Data File Storage and Address Logic Diagram (Sheet 1 of 2)


- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.
 SPIXXX INDICATES +5V PULL UP THROUGH
 - RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



FO-7. Alterable Processor Data File Storage and Address Logic Diagram (Sheet 2 of 2)






NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- 6. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 SPIXXX INDICATES +5V PULL UP THROUGH
- RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-8. Alterable Processor 8-Input Multiplexer Logic Diagram (Sheet 1 of 2)


M\$200123



MS200211

FO-8. Alterable Processor 8-Input Multiplexer Logic Diagram (Sheet 2 of 2)

TM 9-1430-655-20-4-3



FO-9. Alterable Processor Program Memory and Command Register Logic Diagram (Sheet 1 of 2)

F/O - SR

AALRIDA

AALR211A

AAURSTIA

AMRSTAV

ASKMCA

ASKTSA ATTVB) INPUTS

A5MZD04 LAD081E LAD082E LAD083E LAPXC0V LBD080E

LBD0B3E

LTSEGIE

LTSEGSE

LTSFGDE LTSFGIE LTSFG2E

OUTPUTS

APAC 121

F/O - SR

F/O - SH

ACRODAY

ACROLAV

APCMITE
APCMITE
APCMITE
APCMITE
APCMITE
APCMITE

APCMSTS APCMSTC APCMSTD F/O - SH


F/O - 80 OUTPUTS

APCM4TA
APCM4TB
APCM4TC
APCM4TD

NOTES: UNLESS OTHERWISE SPECIFIED


- . PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - △ INPUT FROM ANOTHER FIGURE
 △ INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND
 ANOTHER FIGURE
 - ANOTHER FIGURE
 OUTPUT TO SAME FIGURE
- 4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- 6. REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- 8. SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200124



FO-9 Alterable Processor Program Memory and Command Register Logic Diagram (Sheet 2 of 2)

INPUIS	<u>F/O - SH</u>	OUTPUTS	F/O -
AALR111A	8-1	AALR131A	6-:
AALR112A	8-1		30
AALR113A	8-1	AALR132A	6-
AALR114A	8-1		30
AALR211A	8-1	AALR133A	6-:
AALR212A	8-1		30-
AALR213A	8-1	AALR134A	6-2
AALR214A	8-1		30-
AALR311A	8-2	AALR231A	6-:
AALR312A	8-2		30-
AALR313A	8-2	AALR232A	6-2
AALR814A	8-2		30-
AALR411A	8-2	AALR233A	6-2
AALR412A	8-2		30-
AALR413A	8-2	AALR234A	6-2
AALR414A	8-2		30-
ACWSWJ	13-0	AALR331A	6-2
AIB044U	2-0		30-
AMRSTAV	53-0	AALR332A	6-2
ATTVB0	14-2		30-
AXFTH0	14-1	AALR333A	6-2
ASMZAA	6-2		30-
A5MZC04	54-2	AALR334A	6-2
KDBAKA	28-0		30-
LAPG00	49-0	AALR431A	6-5
LDBTDA	49-0		30-
OUTPUTS	n/o es		
OUIFUIS	<u>F/O - SH</u>		
AALR432A	6-3		
	30-1		
AALR433A	6-3		
	30-1		
AALR434A	6-3		
	30-1		
AHORDA	28-0		
AH0150V	30-1		
AHRLIA	49-0		
	14.0		



OUTPUT BUFFER

FO-10. Alterable Processor High Speed Output Buffer Logic Diagram

TM 9-1430-655-20-4-3


NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1.
 (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 DEFINITIONS FOR SYMBOLS SHOWN ARE AS
- FOLLOWS:

INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHER FIGURE OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH
 RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8
 FOR COMMON LISTING.

INPUTS	<u>F/O - SH</u>	OUTPUTS	<u>F/O</u> - S
AADVC0	12-0	ACCBEA	15-0
A5M ZB04	54-2	ACC10JQ	8-2
A5M Z D04	54-2		14-1
A5MZE04	54-2		52-1
ACIMSTA	9-2	ACC10KQ	14-0
АСІМЗТВ	9-2	ACC11JQ	8-2
ACIM4TB	9-2		14-1
ACIM4TC	9-2	AD7R3A	9-2
ACIM4TD	9-2	AXBSTA	7-1
ACR09A	9-2		9-1
ACR13A	9-2		-15-0
ACR14A	9-2	AXBSTOV	14-1
ACRQ33E	9~2	AXCBA0	6-1
ACRQ40E	9+2	AX1BI0	7-1
ACRQ41E	9-2		14-2
ACRQ42E	9-2		



NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN;
FOR COMPLETE DESIGNATIONS, PREFIX WITH
APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.

TM 9-1430-655-20-4-3


- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHER FIGURE OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS
 THAT ARE MODULE TEST SET TESTABLE AND
 CIRCUIT CARD LOCATIONS.
 REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE
 SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
- GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-11. Alterable Processor Timing and Control Command Copy Register Logic Diagram

INPUTS	<u>F/O - SH</u>	OUTPUTS	<u>F/O - SH</u>
AAFTIA	14-2	AADVCA	5-0
A5MZC04	54-2		9-1
ASMZD04	54-2	AADVC0	4-1
ACD826T	14-1		9-2
ACR00AV	9-2		11-0
ACR01AV	9-2	AARSMA	6-1
ACR02AV	9-2	AMCCRIU	6-1
ACR03AV	9-2	AMCCR2U	6-1
AF0000	7-2	AMFSR1U	6-1
AFD010	7-2	AMFSR2U	8-1
AF D020	7-2	AMFSR3U	6-1
AFD030	7-2	AMFSR4U	6-1
AFD040	7-2	AT1FFJ	14-2
AFD050	7-2	AT2FFJ	5-0
AFD060	7-2		6-1
AF D070	1-2		14-2
AFD080	7-2	AT1NB0V	14-2
			15-0
ALCEJA	14-2	AT2NB0V	14-1
AMCRLA	14-2	AT2XBA	15-0
AMRSTAV	53-0	AT2XB0V	14-1
ATCRKA	54-2		
AT1VB0	14-2		
AX2NC0	, 14-2		
AXMPY0V	44-2		
AXSHF0V	14-1		
AXTCC0	14-2		
AXTJ1A	14-4		



FO-12. Alterable Processor Timing and Control Command Timing Logic Diagram

TM 9-1430-655-20-4-3


NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHER FIGURE OUTPUT TO SAME FIGURE

- 4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- 6 REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- 7 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS2001



FO-13. Alterable Processor Timing and Control Sense Switch Logic Diagram

NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.

 ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1.

 (SINCE MULTIPLE DISPLAY CONSOLES ARE USED,
- ABBREVIATED DESIGNATIONS ARE SHOWN).
 DEFINITIONS FOR SYMBOLS SHOWN ARE AS
- FOLLOWS:

INPUT FROM ANOTHER FIGURE INPUT FROM ANOTHER FIGURE
INPUT FROM SAME FIGURE
OUTPUT TO ANOTHER FIGURE
OUTPUT TO BOTH SAME AND
ANOTHER FIGURE OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE
- SIGNAL LOOK UP AND CIRCUIT CARD TEST
- REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.

NOTES: UNLESS OTHERWISE SPECIFIED

DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY

ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT

HAND CARD CAGE A1A1. (SINCE

MULTIPLE DISPLAY CONSOLES ARE

DESIGNATIONS ARE SHOWN).
DEFINITIONS FOR SYMBOLS
SHOWN ARE AS FOLLOWS:

D ANOTHER FIGURE

REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND

REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND

REFER TO DISPLAY CONSOLE

POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND

CIRCUIT SYMBOLS INCLUDE CARD

LOCATIONS AND CIRCUIT CARD PIN

SPIXXX INDICATES +5V PULL UP

THROUGH RESISTOR CARDS:

REFER TO TABLE 5-6 THRU 5-8 FOR

CIRCUIT CARD LOCATIONS.

CIRCUIT CARD TEST POINTS.

CIRCUITS.

NUMBERS.

COMMON LISTING.

ABBREVIATED

INPUT FROM ANOTHER FIGURE

OUTPUT TO ANOTHER FIGURE


OUTPUT TO BOTH SAME AND

INPUT FROM SAME FIGURE


OUTPUT TO SAME FIGURE

PARTIAL

DESIGNATION.




FO-14. Alterable Processor Timing and Control Instruction Decode Logic Diagram (Sheet 1 of 2)



FO-14. Alterable Processor Timing and Control Instruction Decode Logic Diagram (Sheet 2 of 2)

INPUTS	<u>F/O - SH</u>	OUTPUTS	F/O - SI
ACCBEA	11-0	ABSMXTB	8-1
ACD8D0T	14-1		52-2
ACD811T	14-1	ABSMXTC	8-1
ACD812T	14-1		52-2
ACD813T	14-1	ABSMXTD	8-1
ACD826T	14-1		52-2
ACD827T	14-1		
ACR07A	9-2		
ACR08A	9-2		
ACR09A	9-2		
ACR12A	9-2		
ACR120	9-2		
AD8D10V	14-1		
AD8D20V	14-1		
AD8D30	14-1		
AT1NB0V	12-0		
AT2XBA	12-0		
AXBSTA	11-0		
AXBW TO	14-2		
	ACCBEA ACD8DOT ACD811T ACD812T ACD813T ACD826T ACR07A ACR07A ACR09A ACR12A ACR120 AD8D10V AD8D20V AD8D30 AT1NB0V AT2XBA AXBSTA	ACCBEA 11-0 ACD8DOT 14-1 ACD811T 14-1 ACD812T 14-1 ACD813T 14-1 ACD826T 14-1 ACR07A 9-2 ACR08A 9-2 ACR09A 9-2 ACR12A 9-2 ACR12O 9-2 AD8D10V 14-1 AD8D20V 14-1 AD8D30 14-1 ATINBOV 12-0 AT2XBA 12-0 AXBSTA 11-0	ACCBEA 11-0 ABSMXTB ACD8D0T 14-1 ACD811T 14-1 ABSMXTC ACD812T 14-1 ACD813T 14-1 ABSMXTD ACD826T 14-1 ACD827T 14-1 ACR07A 9-2 ACR08A 9-2 ACR09A 9-2 ACR12A 9-2 ACR12A 9-2 ACR120 9-2 AD8D10V 14-1 AD8D20V 14-1 AD8D30 14-1 ATINBOV 12-0 AT2XBA 12-0 AXBSTA 11-0



TM 9-1430-655-20-4-3

NOTES: UNLESS OTHERWISE SPECIFIED DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY

- DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS
 FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE
- DESIGNATIONS ARE SHOWN).
 DEFINITIONS FOR SYMBOLS
 SHOWN ARE AS FOLLOWS:


 - △ INPUT FROM ANOTHER FIGURE
 △ INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND
 - n ANOTHER FIGURE **OUTPUT TO SAME FIGURE**
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


MS200131

FO-15. Alterable Processor Timing and Control Data Bus Select Logic Diagram

INPUTS	F/O - SH	INPUTS	F/O - SH	INPOIS	F/O - 311	INT O I D	175 0
KACLD0	26-1	KALR411A	18-2	KFD000	17-2	KFD140	17-2
KALR111A	18-1	KALR412A	18-2	KFD010	17-2	KFD150	17-2
KALR112A	18-1	KALR413A	18-2	KFD020	17-2	KHC1C0	52-2
KALR113A	18-1	KALR414A	18-2	KFD030	17-2	KHC2C0	52-2
KALR114A	18-1	KALR431A	20-0	KFD040	17-2	KHC3C0	52-2
KALR131A	20-0	KALR432A	20-0	KFD050	17-2	KT2FFJ	24-0
KALR132A	20-0	KALR433A	20-0	KFD060	17-2	KT2SF0	26-2
KALR133A	20-0	KALR434A	20-0	KFD070	17-2	KXCBA0	23-0
KALR134A	20-0	KCD814T	26-1	KFD080	17-2	KXSHF0V	26-1
KALR211A	18-2	KCD820T	26-1	KFD090	17-2	KORLDA	26-1
KALR212A	18-2	KCD821T	26-1	KFD100	17-2	K5MZBAH	54-3
KA LR213A	18-2	KCD822T	26-1	KFD110	17-2	LENCB5T	52-2
KALR214A	18-2	KCD823T	26-1	KFD120	17-2	LHCR3A	52-2
KALR231A	20-0	KCD824T	26-1	KFD130	17-2		
KALR232A	20-0	KCD825T	26-1				
KALR233A	20-0	KCD827T	26-1				
KALR234A	20-0	KCD831T	26-1				
KALR311A	18-2	KCD832T	26-1				
KALR312A	18-2	KCD834T	26-1				
KALR313A	18-2	KCR07A	19-2				
KALR314A	18-2	KCR05AV	19-2				
KALR331A	20-0	KCRQ20E	19-2	OUTPUTS	F/O - SH	OUTPUTS	F/O - S
KALR332A	20-0	KCRQ21E	19-2	KALR223A	18-2	KBM020	52-3
KALR333A	20-0	KCRQ22E	19-2	KALR224A	18-2	KBM030	52-3
KALR334A	20-0	KCRQ42E	19-2	KALR301A	18-2	KCD831T	26-2
				KALR302A	18-2	KSKDFA	19-1
				KALR303A	18-2	K12130	24-0
				KALR304A	18-2	K5MZBAH	20-0
				KALR321A	18-2		
				KALR322A	18-2		
				KALR323A	18-2		
OurDure	P/O FI	OUTPUTS	F/O - SH	KALR324A	18-2		
OUTPUTS KAECOA	F/O - SH		18-1	KA LR401 A	18-2		
	52-3	KALR121A	18-1	KALR402A	18-2		
KAFCI0	52-3	KALR122A KALR123A	18-1	KALR403A	18-2		
KAFS0A	52-3	KALR123A	18-1	KALR404A	18-2		
KAFS1A	52-3 52-3	KALR201A	18-2	KALR421A	18-2		
KAFS2A		KALR202A	18-2	KALR422A	18-2		
KAFS3A	52-3 18-1	KALR202A KALR203A	18-2	KA LR423A	18-2		
KALR101A	18-1	KALR204A	18-2	KALR424A	18-2		
KALR102A KALR103A	18-1	KALR221A	18-2				
KALR104A	18-1	KA LR222A	18-2				
WITHIUT	10-1	· · · · · · · · · · · · · · · · · · ·	10-2				

INPUTS





NOTES: UNLESS OTHERWISE SPECIFIED

E: UNLESS OTHERWISE SPECIFIED
PARTIAL REFERENCE
DESIGNATIONS ARE SHOWN; FOR
COMPLETE DESIGNATIONS,
PREFIX WITH APPLICABLE UNIT
NUMBER AND ASSEMBLY
DESIGNATION.
ALL CIRCUITS SHOWN ON THIS
FIGURE ARE CONTAINED ON LEFT
HAND CARD CAGE A141 (SINCE

HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE

USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
DEFINITIONS FOR SYMBOLS
SHOWN ARE AS FOLLOWS:


△ INPUT FROM ANOTHER FIGURE
△ INPUT FROM SAME FIGURE
OUTPUT TO ANOTHER FIGURE

OUTPUT TO BOTH SAME AND ANOTHER FIGURE


OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-16. Display Controller Arithmetic Logic Diagram (Sheet 1 of 4)



FO-16. Display Controller Arithmetic Logic Diagram (Sheet 2 of 4)




FO-16. Display Controller Arithmetic Logic Diagram (Sheet 3 of 4)



FO-16. Display Controller Arithmetic Logic Diagram (Sheet 4 of 4)

INPUTS	F/O - SH	INPUTS	F/O - Sh
KALR111A	18-1	KCRQ13E	19-2
KALR112A	18-1	KCRQ20E	19-2
KALR113A	18-1	KCRQ21E	19-2
KALR114A	18-1	KCRQ22E	19-2
KALR211A	18-2	KCRQ23E	19-2
KALR212A	18-2	KCRQ31E	19-2
KALR213A	18-2	KCTRKA	54-3
KALR214A	18-2	KFWEN0	26-1
KALR311A	18-2	KHC1C0	52-2
KALR312A	18-2	KHC2C0	52-2
KALR313A	18-2	KHC3C0	52-2
KALR314A	18-2	KICEN0	26-2
KALR411A	18-2	KICLDA	26-1
KALR412A	18-2	KMWRK0	54-3
KALR413A	18-2	KXBSTA	23-0
KALR414A	18-2	KXTLSA	23-0
KCRQ10E	19-2	KX1BI0	23-0
KCRQ11E	19-2	K59QFAV	
KCRQ12E	19-2	K59QFAV	

OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KBM010	52-3	KFD080	16-3
KFD000	16-2		18-2
	18-1		52-2
	52-2	KFD090	16-3
KFD010	16-2		18-2
	18-1		52-2
	52-2	KFD100	16-3
KFD020	16-2		18-2
	18-1		52-2
	52-2	KFD110	16-3
KFD030	16-2		18-2
	18-1		52-2
	52-2	KFD120	16-4
KFD040	16-2		18-2
	18-2		52-2
	52-2	KFD130	16-4
KFD050	16-2		18-2
	18-2		52-2
	52-2	KFD140	16-4
KFD060	16-2		18-2
	18-2		52-2
	52-2	KFD150	16-4
KFD070	16-2		18-2
	18-2		52-2
	52-2	KICTCA	26-2




FO-17. Display Controller Data File Storage and Address Logic Diagram (Sheet 1 of 2)

- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:


INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHER FIGURE

- OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION
- DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND
- CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON




FO-17. Display Controller Data File Storage and Address Logic Diagram (Sheet 2 of 2)


INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	DIPUTS	F/O - SH	REUTS	F/O - 5H
KALR101A	16-2	KALR402A	16-4	KDB010E	30-2	KFD110	17-2	KSDP32E	21-0	KSDP52E	21-0
KALR102A	16-2	KALR403A	16-4	KDB011E	30-2	KFD120	17-2	KSDP33E	21-0	KSDP53E	21~0
KALR103A	16-2	KALR404A	16-4	KDB012E	30-2	KFD130	17-2	KSDP40E	21-0	KSDP60E	21-0
KA ER 104A	16-2	KALR421A	16-4	KDB020E	30-2	KFD140	17-2	KSDP41E	21-0	KSDP61E	21-0
KALR121A	16-2	KALR422A	16-4	KDB021E	30-2	KFD150	17-2	KSDP42E	21-0	KSDP62E	21-0
KALR122A	16-2	KALR423A	16-4	KDB022E	30-2	KPAC11U	19-1	KSDP43E	21-0	KSDP63E	21-0
KALR123A	16-2	KALR424A	16-4	KDB023E	30-2	KPAC12U	19-1	KSDP50E	21-0	KSPCSJ	21-0
KALB124A	16-2	KBSMXTB	27-0	KDB030E	30-5	KPAC13U	19-1	KSDP51E	21-0		
KALR201A	16-2	KBSMXTC	27-0	KDB031E	30-2	KPAC14U	19-1				
KALR202A	16-2	KESMXTD	27-0	KDB032E	30-2	KPAC21U	19-1				
KALR203A	16-2	KCRQ10E	19-2	KDB033E	30-2	KPAC22U	19-1				
KALR204A	16-2	KCRQ11E	19-2	KDB040E	30-5	KPAC23U	19-1				
KALR221A	16-2	KCRQ12E	19-2	KDB041E	30-2	KPAC24U	19-1				
KALR222A	16-2	KCRQ13E	19-2	KDB042E	30-2	KPAC31U	19-1				
KALR223A	16-2	KCRQ20E	19-2	KFD000	17-2	KPAC32U	19-1				
KALR224A	16-2	KCRQ21E	19-2	KFD010	17-2	KSDP10E	21-0				
KALR301A	16-3	KCRQ22E	19-2	KFD020	17-2	KSDP11E	21-0				
KALR302A	16-3	KCRQ23E	19-2	KFD030	17-2	KSDP12E	21-0				
KALR303A	16-3	KCRQ30E	19-2	KFD040	17-2	KSDP13E	21-0				
KALR304A	16-3	KCRQ31E	19-2	KFD050	17-2	KSDP20E	21-0				
KALR321A	16-3	KCRQ41E	19-2	KFD860	17-2	KSDP21E	21-0				
KA1-R322A	16-3	KCRQ42E	19-2	KFD076	17-2	KSDP22E	21-0				
KALR323A	16-3	KCRQ43E	19-2	KFD080	17-2	KSDP23E	21-0				
KALR324A	16-3	KCR100V	23-0	KFD090	17-2	KSDP30E	21-0				
KALR401A	16-4	KCR110V	23-0	KFD100	17-2	KSDP31E	21-0				
		KCR120	19-2								
OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	<u> F/O - SK</u>	OUTPUTS	F/O - SH		
KALR111A	17-1	KALR114A	17-1	KALR213A	17-1	KALR312A	17-2	KALR411A	17-2		
	19-1		19-1		19-1		19-1		20-0		
	22-0		22-0		20-0		20-0		16-4		
	20-0		20-0		16-2		16-3	KALR412A	17-2		
	16-2		16-2	KALR214A	17-1	KALR313A	17-2		20-0		
KALR112A	17-1	KALR211A	17-1		19-1		19~J		16-4		
	19-1		19-1		22-0		22-0	KALR413A	17-2		
	22-0		20-0		20-0		20-0		20-0		
	20-0		16-2		16-2		16-3		16-4		
	16-2	KALR212A	17-1	KALR311A	17-2	KALR314A	17-2	KALR614A	17-2		
KALR113A	17-1		19-1		19-1		19-1		20-0		
	19-1		22-0		20-0		22-0		16-4		
	22-0		20-0		16-3		20-0				
	20-0		16-2				16-3				
	16-2										



FO-18. Display Controller 8-Input Multiplexer Logic Diagram (Sheet 1 of 2)



MS200216



FO-19. Display Controller Program Memory and Command Register Logic Diagram (Sheet 1 of 2)

24-0 24-0

KALRITIA

KALR112A

KALR114A

KALR211A


KALR213A

KALR312A

KALR314A


KCTRKA KMRSTB4

KSKDFA



FO-19. Display Controller Program Memory and Command Register Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - SII	INPUTS	F/O - SH	<u>ou</u>	TPUTS	F/O - SH	OUTPUTS	F/O - S
KALR111A	18-1	KALR313A	18-2	KA	LR131A	16~2	KALR431A	16-4
KALR112A	18-1	KALR314A	18-2	KA	LR132A	16-2	KALR432A	16-4
KALR113A	18-1	KALR411A	18-2	KA	LR133A	16-2	KALR433A	16-4
KALR114A	18-1	KALR412A	18-2	КА	LR134A	16-2	Kal,R434A	16-4
KALR211A	18-2	KALR413A	18-2	KA	LR231A	16-2	KH009D4	37-1
KALR212A	18-2	KALR414A	18-2	KA	LR232A	16-2		37-2
KALR213A	18=2	KHRLDA	26-2	KA	LR233A	16-2		37-3
KALR214A	18-2	KHVEQA	22-0	KA	LR234A	16-2		38-2
KALR311A	18-2	K5MZBAH	16-2	KA	LR331A	16-3		39-2
KALR312A	18-2			KA	LR332A	16-3		
				KA	LR333A	16-3		
				KA	LR334A	16-3		
OUTPUTS	F/Q - SH	OUTPUTS	F/O - SH	<u>ou</u>	TPUTS	F/O - SH	OUTPUTS	F/O - SH
KH010D4	37-1	KH015D4	37-1	КН	005D4	37-1	KH007D4	37-1
	37-2		39-2			37-2		37-2
	37-3		40-1			37-3		37-3
	38-2	KLSSFA	22-0			39-2		39-2
	39-2	KH 000D4	37-1	КИ	1006D4	37-1	KH008D4	37-1
KH011D4	37-1		37-2			37-2		37-2
	37-2		37-3			37-3		37-3
	37-3	*	39-2			39-2		38-2
	38-2	KH001D4	37-1					39-2
	39~2		37-2					
KH012D4	37-1		37-3					
	37-2		39-2					
	37-3	KH002D4	37-1					
	38-2		37-2					
	39-2		37-3					
KH013D4	37-1		39-2					
	37-2	KH003D4	37-1					
	37-3		37-2					
	38-2		37-3					
	39-2		39-2					
KH014D4	37-1	KH004D4	37-1					
	37-2		37-2					
	40-1		37-3					
	38-2		39-2					
	39-2							




FO-20. Display Controller High Speed Output Buffer Logic Diagram.

NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.

 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1.
- (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS
- FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHE
 - FIGURE OUTPUT TO SAME FIGURE
- 4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE
- SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O-SH	OUTPUTS	F/O-SH
K5MZE04	54-3	KSDP10E	18-1
		KSDP11E	18-2
		KSDP12E	18-2
		KSDP13E	18-2
		KSDP20E	18-2
		KSDP21E	18-2
		KSDP22E	18-2
		KSDP23E	18-2
		KSDP30E	18-2
		KSDP31E	18-2
		KSDP32E	18-2
		KSDP33E	18-2
		KSDP40E	18-1
		KSDP41E	18-2
		KSDP42E	18-2
		KSDP43E	18-2
		KSDP50E	18-2
		KSDP51E	18-2
		KSDP52E	18-2
		KSDP53E	18-2
		KSDP60E	18-2
		KSDP61E	18-2
		KSDP62E	18-2
		KSDP63E	, 18-2




NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN : FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE

 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST **POINTS**
- REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-21. Display Controller Serial to Parallel Buffer Logic Diagram.

INPUTS	F/O-SH	INPUTS	F/O-SH	OUTPUTS	F/0
KALRILIA	18-1	K5MZE64	54-3	KCSDFB	9
KALR112A	18-1	KSMZGe	54-3	KHVEQA	1
KALR113A	18-1	LDCC99	49-0	KL000D4	
KALRI14A	15-1	RMRSTD4	53-0		
KALR212A	18-2	VRWVD0	34-1	KL001D4	
KALR214A	18-2				
KALR313A	18-2			KL002D4	5
KALR314A	18-2				
KCRQ10E	19-2			KL003D4	
KCRQ11E	19-2				
KCRQ12E	19-2			KL004D4	
KCRQ13E	19-2				
KCRQ20E	19-2			KL005D4	2
KCRQ21E	19-2				
KCRQ22E	19-2			KL007D4	3
KCRQ23E	19-2				5
KCRQ30F	19-2				
KCR09A	19-2			KL008D4	3
KCR12A	19-2				2
KLSSPA	20-0				
KMRST 84	55-0			KL909D4	
KXTLSA	23-0				
K5MID04	54-3			KLV1D0	
KSMZAG4	54-3				
Ksmzco4	54-3				



SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND

ALL CIRCUITS SHOWN ON THIS FIGURE ARE

USED, ABBREVIATED DESIGNATIONS ARE

DEFINITIONS FOR SYMBOLS SHOWN ARE AS

ANOTHER FIGURE

REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE

REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE

DISTRIBUTION DIAGRAMS FOR DC POWER AND

CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS

SIGNAL LOOK UP AND CIRCUIT CARD TEST

REFER TO DISPLAY CONSOLE POWER

AND CIRCUIT CARD PIN NUMBERS.

AND CIRCUIT CARD LOCATIONS.

GROUND CIRCUITS.

M\$200146

INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE

OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND

OUTPUT TO SAME FIGURE

CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE


ASSEMBLY DESIGNATION.


SHOWN)

FOLLOWS:

FO-22. Display Controller Low Speed Output Buffer Logic Diagram

INPUTS	F/O-SH	OUTPUTS	F/O-SH
KADVC0	24-0	KCCBEA	27-0
КСІМЗТА	19-2	KCC10JQ	26-1
ксім3тв	19-2	KCC11JQ	26-1
KCIM4TB	19-2	KCR100V	18-2
KCIM4TC	19-2	KCR110V	18-2
KCIM4TD	19-2	KCR120	19-2
KCRQ33E	19-2	KXBSTA	17-1
KCR09A	19-2		19-1
KCR13A	19-2		27-0
KCR14A	19-2	KXBST0V	26-1
K5MZD0	54-3	KXCBA0	16-1
		KXTLSA	17-1
			20-0
			22-0
		KX1BI0	17-1
			26-2





NOTES: UNLESS OTHERWISE SPECIFIED


- PARTIAL REFERENCE DESIGNATIONS ARE PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS FIGURE ARE
- CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND

 - ANOTHER FIGURE

 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE
- AND CIRCUIT CARD LOCATIONS.
 REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-23. Display Controller Timing and Control Command Copy Register Logic Diagram

INPUTS	F/O-SH	OUTPUTS	F/O-S
KAFTIA	26-2	KADVCA	19-
KCR00AV	19-2	KADVC0	19-
KCR01AV	19-2		23-
KCR02AV	19-2	KTIFFJ	26-
KCR03AV	19-2	KTINBOV	26-
KMRSTB4	23-0		27-
KNORMOV	26-2	KT2FFJ	16-
KT1VB0	26-2		16-
KXSHF0V	26-1		26-
KXTJ1A	26-2	T2NB0V	26-
KX2NC0	26-2	KT2XBA	27-
K12130	16-4	KT2XB0V	26-
K5MZB04	54-3		



FO-24. Display Controller Timing and Control Command Timing Logic Diagram

NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS,
PREFIX WITH APPLICABLE UNIT NUMBER AND

ASSEMBLY DESIGNATION.
ALL CIRCUITS SHOWN ON THIS FIGURE ARE
CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE

DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

INPUT FROM ANOTHER FIGURE
INPUT FROM SAME FIGURE
OUTPUT TO ANOTHER FIGURE
OUTPUT TO BOTH SAME AND
ANOTHER FIGURE
OUTPUT TO SAME FIGURE

REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.

REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.

REFER TO DISPLAY CONSOLE POWER
DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.

CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS. SPIXXX INDICATES +5V PULL UP THROUGH


RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O-FIG	OUTPUTS	F/0-FIG
CDFLAA	40-2	KCSDFB	22-0
CLLNAA	37-3	KSLSTB4	36-1
CLSACA	37-1	(KSLSTB4)	
CTACTA	37-2	KSTFL0	26-1
KCR00AV	19-2	KSWAC0V	34-2
KCR01AV	19-2		36-2
KCR02AV	19-2		36-3
KCR03AV	19–2	KSW06D4	08-1
KCR04AV	19-2	KSW07D4	08-1
KCR05AV	19-2	KSW08D4	08-2
KCR06AV	19-2	KSW07D4	36-1
KCR07A	19-2	KXS030	26-2
KCR08A	19-2		
KCR09A	19-2		
KCR12A	19-2		
KDBRFJ	28-0		
KDBRROV	26-1		
KDB043E	30-2		
KGRSWA	26-1		
KGSSWA	26-1		
KXTXSA	26-1		
K5M2BAH	54-3		
K8MZE04	54-3		
LDCRSOV	-53-0		
VRRDY0	36-2		
VRSMP04	-32-0		


- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
- REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
- GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.
 SPIXXX INDICATES +5V PULL UP THROUGH
 RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.




FO-25. Display Controller Timing and Control Sense Switch Logic Diagram (Sheet 1 of 2)




FO-25. Display Controller Timing and Control Sense Switch Logic Diagram (Sheet 2 of 2)

INPUTS	F/O-SH	INPUTS	F/O-SH	OUT	PUTS P/O-SH	CUTPUTS	F/Q-SH
KACIBAY	16-2	KT2NB0V	24-0	KAC	LID0 16-2	KD6D30	27-0
KALISA	16-4	KT2X80V	24-0		16-4	KFWENO	17-2
KAU5C0	16-4	KXBSTOV	23-0	KAF	T1A 24-0	KGRSWA	25-2
KCC1639	23-9	KXFHRA	t9-2	KCD	8Dor 27-9	KGSSWA	25-2
KCCLIJQ	23-0	KCX 130E0	23-0	KCD	BILT 21-0	KARLDA	20-0
KCD831T	16-1	KX5030	25-1	кср	812T 27-9	KICENO	17-1
KCFGPA	19-2	KOPISAV	16-2	KCD	813T 27-0	KICLDA	17-1
KCRQ10E	19-2	LDCG00	49-0	KCD	814T 16-1	KNORMOV	24-0
KCRQ30E	19-2	VTESTR	35-0	KCD	826T I6+1	KRBSEA	52-1
KCRQ40E	19-2			ксс	621T t6-1	KSKBWA	19-1
KCRQ41E	19-2			ксп	e22T 16-1	KSKDIA	19-1
KCRQ42E	19-2			ксс	16-1	KSKMCA	19-1
KCRQ43E	19-2			KCE	824T -16-1	KSKTSA	19-1
KCR66AV	19-2			KC	16-1 16-1	KT1VB9	19-1
KCR04AV	19-2			KCE	927T 16-1		24-1
KCR12A	19-2				27-1	KT2SF0	16-2
KCR120	19-2			KCI	930T 16-I	KXBFW0	27-0
KDBACAV	28-0				27-0	KXSHF0V	16-2
KDBRPK	28-0			кст	9831T 19-1		16-4
KDBRN0	26-0			кс	0832T 16-1		24-0
KICTCA	17-1			KCI	0834T 16-1	KXTJ1A	24-0
KLENFK	22-0			кс	9836T 19-1	KXTXSA	25-1
XSTFLO	25-2			KDI	3RR6V 25-2	KX2NC0	24-0
KTINFFJ	24-0				28-0	KOREDA	t6-2
KTINBOV	24-9			KDS	D10V 27-0)	
PTOPEI	94-0			KD	D20V 27-0)	




FO-26. Display Controller timing and Control Instruction decode logic diagram (Sheet 1 of 2)



FO-26. Display Controller Timing and Control Instruction Decode Logic Diagram (Sheet 2 of 2)


INPUTS	F/O-SH	OUTPUTS	F/O-SH
KCCBEA	23-0	KBSMXTB	18-1
KCD8D0T	26-1		52-3
KCD811T	26-1	KBSMXTC	18-1
KCD812T	26-1		52-3
KCD813T	26-1	KBSMXTD	18-1
KCD827T	26-1		52-3
KCR07A	19-2		
KCR08A	19-2		
KCR09A	19-2		
KCR12A	19-2		
KCR120	19-2		
KD8D10V	26-1		
KD8D20V	26-1		
KD8D30	26-1		
KT1NB0V	24-0		
KT2XBA	24-0		
KXBSTA	23-0		



Bus Select Logic Diagram

TM 9-1430-655-20-4-3


INPUTS	F/O - SH	OUTPUTS	F/O
AHORDA	10-0	KDBACAV	26-
A58QT0	54-3	KDBAKA	10-
KDBRROV	26-1	KDBAKJ	29
KMRSTB4	63-0	KDBRAJQ	29
K5MZB04	54-3	KDBRFJ	25
KSMZC04	54-3	KDBRFK	26
K5M2G0	54-3	KDBRN6	26
K5M1D04	54-3	KDBSPA	30
LDVLPAV	49-0	KDBSWAV	29



FO-28. Display Buffer Control Logic Diagram

MS200147

<u>F/O</u> -	OUTPUTS	F/O - SH	INPUTS
34	KDBMATA	28-0	KDBAKJ
31	KDBMATB	28-0	KDBRAJQ
3	KDBMATC	28-0	KDBSWAV
36	KDBMATD	53-0	KMRSTB4
3	KDBMBTA	54-3	KSMZBAH
34	KDBMBTB	54-3	K5MZCAH
3	KDBMBTC		
3	ковмвто		
3	KDBMCTA		
3	KDBMCTB		



FO-29. Display Buffer Read/Write Address Counter Logic Diagram

NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE
SHOWN; FOR COMPLETE DESIGNATIONS,
PREFIX WITH AFPLICABLE UNIT NUMBER
AND ASSENBLY DESIGNATION.

2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE
CONTAINED ON RIGHT HAND CARD CAGE A2A2,
(SINCE MULTIPLE DISPLAY CONSOLES ARE
USED, ABREEVIATED DESIGNATIONS ARE SHOWN).

3. DEFINITION FOR SYMBOLS SHOWN ARE AS
FOLLOWS:
A INPUT FROM SAME FIGURE

2. OUTPUT TO AND REFIGURE

2. OUTPUT TO SAME FIGURE

3. OUTPUT TO SAME FIGURE


4. OUTPUT TO SAME FIGURE

5. OUTPUT TO SAME FIGURE


- OUTPUT TO SAME FIGURE

 4. REFER TO TABLE 5-3 THRU 5-5 FOR
 CIRCUIT CARDS THAT ARE MODULE TEST
 SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 5. REFER TO TABLE 5-6 FIREU 5-8 FOR
 COMPLETE SICKAL LOOK UP AND CIRCUIT
 CARD TEST FOUNTS.
 6. REFER TO DISPLAY CONSOLE POWER DISTRIBUITION DIAGRAMS FOR LC FOMER AND
 GROUND CIRCUITS.
 7. CIRCUIT SYMBOLS INCLING CARD LOCATION
 AND CIRCUIT CARD PIN NUMBERS.
 8. SPIDOX INDICATES 5-59 FULL DE THROUGH
 RESISTOR CARDS; REFER TO TABLE 5-6
 THRU 5-8 FOR COMMON LISTINGS.


INPUTS	<u>F/O - SH</u>	INPUTS	F/O ~ SH	INPUTS	F/O - SH
AALR131A	10-0	KDBMBTC	29-0	LTSFG0E	48-1
AALRI32A	10-0	KDBMBTD	29-0	LTSFGIE	48-1
AALR133A	10-0	KDBMCTA	29-0	LTSFG2E	48-1
AALR134A	10-0	КОВМСТВ	29-0	LTSFG3E	48-1
AALR231A	10-0	KDBSFA	28-0		
AALR232A	10-0	KDBWPA	28-0		
AALR233A	10-0	K5MZCAH	54-3		
AALR234A	10-0	LADOB0E	48-1		
AALR331A	10-0	LAD0B1E	48-1		
AALR332A	10-0	LAD0B2E	48-1		
AALR333A	10-0	LAD0B3E	48-1		
AALR334A	10-0	LBD0B0E	48-1		
AALR432A	10-0	LBD0B1E	48-1		
AALR433A	10-0	LBD0B2E	48-1		
AALR434A	10-0	LBD0B3E	48-1		
AH0150V	10-0	LDBISA	49-0		
KDBMATA	29-0	LTSEG0E	48-1		
KDBMATB	29-0	LTSEG1E	48-1		
KDBMATC	29-0	LTSEG2E	48-1		
KDBMATD	29-0	LTSEG3E	48-1		
KDBMBTA	29-0				
ковмете	29-0				
RDDMD12					
OUTPUTS	F/O - SH	OUTPUTS	<u>F/O - SH</u>		
KDB010E	18-1	KDB031E	18-2		
	52-2		52-2		
KDB011E	18-1	KDB032E	18-2		
	52-2		52-2		
KDB012E	18-1	KDB033E	18-2		
	52-2		52-2		
KDB013E	18-1	KDB040E	18-2		
	52-2		52-2		
KDB020E	18-2	KDB041E	18-2		
	52-2		52-2		
KDB021E	18-2	KDB042E	18-2		
	52-2		52-2		
KDB022E	18-2	KDB043E	25-2		
	52-2		52-2		
KDB023E	18-2				
	52-2				
KD B030E	18-2				
	52-2				



FO-30. Display Buffer Read/Write Memory and Output Register Logic Diagram (Sheet 1 of 2)



FO-30. Display Buffer Read/Write Memory and Output Register Logic Diagram (Sheet 2 of 2)



FO-31. Video Compressor Radar Video mixer Logic Diagram

TM 9-1430-655-20-4-3

NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE
 DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY
 DESIGNATION.
- DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.

 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 Δ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND
- CIRCUIT CARD TEST POINTS.

 REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC
- POWER AND GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN
- NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO
- TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
 indicates front panel marking,

INPUTS	F/O - SH	OUTPUTS	F/O - SH
VA1EN0V	36+2	VAD01A	33-1
VAM31A	33-2	VAD02A	33-1
VAM32A	33-2	VAD03A	33-1
VAM33A	33-2	VBD01A	33-2
VASMPA	36-3	VBD02A	33-2
VB1EN0V	36-3	VBD03A	33-2
VBM31A	33-3	V0D21D4	39-2
VBM32A	33-3	(V0D210L)	
VBM33A	33-3	V0D22D4	39-2
VBSMPA	-36-3	(V0D220L)	
VCLK504	54-3	V0D23D4	39-2
VMRSTS	36-1	(V0D230L)	
VRVM1A	31-0	VRSMP04	25-2
VRVM2A	31-0		
VRVM3A	31-0		
VRVM4A	31-0		
VRVM5A	31-0		
VRVM6A	31-0		
VRVM7A	31-0		
VRWVD0	34-1		
VTESEO	35-0		

▲ VRVM6A

A VRVM7A

▲ VASMPA ▲ VBSMPA


> SP1048 68 SPICY7 66

A1109

£P1009 77 J 80 77 J Q 78 NC

75 F

₹ 5PI0/6 73




TM 9-1430-655-20-4-3

FO-32. Video Compressor Input/Output Logic Diagram


VBIENOV 41 45 VBD03A


MEMORY B CIRCUIT INPUT

INPUTS	F/O - SH	OUTPUTS	<u>F/O - SH</u>
RRTS21E	36-1	VAM11A	35-0
RRTS22E	36-1	VAM12A	35-0
RRTS23E	36-I	VAM13A	35-0
VADOIA	32-0	VAM14A	35~0
VAD02A	32-0	VAM21A	35-0
VAD03A	32-0	VAM22A	35-0
VAIENA	36-2	VAM23A	35-0
VAINHA	35-0	VAM24A	35-0
VA0EN0	36-2	VAM31A	32-0
VAPCAJ	36-3		35-0
VAPCBJ	36-6	VAM32A	32-0
VATENEV	35-0		35-0
VBD01A	32-0	VAM33A	32-0
VBD02A	32-0		35-0
VBD03A	32-0	VAM34A	35-0
VBIENA	36-3		36-2
VBINHA	35-0	VBM11A	35-0
VB0EN0	36-3	VBM12A	35-0
VBPCAJ	36-3	VBM13A	35-0
VBPCBJ	36-3	VBM14A	35-0
VBTENEV	35-0	VBM21A	35-0
VTIBTA	35-0	VBM22A	35-0
		VBM23A	35-0
		VBM24A	35-0
		VBM31A	32-0
			35-0
		VBM32A	32-0
			35-0
		VBM33A	32-0
			35-0
		VBM34A	35-0
			36-3




FO-33. Video Compressor Memory Logic Diagram (Sheet 1 of 3)






FO-33. Video Compressor Memory Logic Diagram (Sheet 2 of 3)



FO-33. Video Compressor Memory Logic Diagram (Sheet 3 of 3)



<u>INPUTS</u>

KSWAC0V

LVCTGD4

RRWVDOV

(VRWVDO)

RVCSR2U

(VRAZHE)

RVCSR3U

(VMILEO)

RVCSR4U

(VKILMO)

VACLTA

VARMCA

VARMSA

VATENAV

VBCLTA

VBRMCA

VBRMSA

VBTENAV

VMRSBAV

41-4

41-4

41-4

41-4

36-2

36-3

36-3

35-0

36-3

36-3

35-0

36-1

VRMC00

VRMR2AV

VRVMRA

VRWVD0

35-0

31-0

22-0


32-0 36-1

FO-34. Video Compressor Range Mark and Azimuth Generator Logic Diagram (Sheet 1 of 2)

TM 9-1430-655-20-4-3


NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
- AND CIRCUIT CARD PIN NUMBERS. SPIXXX INDICATES +5V PULL UP THROUGH
- RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



FO-34. Video Compressor Range Mark and Azimuth Generator Logic Diagram (Sheet 2 of 2)

<u>INPUTS</u>	NPUTS F/O-SH		F/O-SH
KHC1C0	52-2	VBM13A	33-2
KHC2C0	52-2	VBM14A	33-2
KHC3C0	52-2	VBM21A	33-3
KMRSTB4	53-0	VBM22A	33-3
KSLSTB4	49-0	VBM23A	33-3
LCVTGD4	49-0	VBM24A	33-3
LRAVM1U	49-0	VBM31A	33-3
LRAVM2U	49-0	VBM32A	33-3
LRAVM3U	49-0	VBM33A	33-3
LRAVM4U	49-0	VBM34A	33-3
VACP1K	36-2	VCLK504	54-3
VAC50004	54-3	VRMCA1U	34-2
VAM11A	33-1	VRMCA2U	34-2
VAM12A	33-1	VRMCA5U	34-2
VAM13A	33-1	VRMCB1U	34-2
VAM 14A	33-1	VRMCB2U	34-2
VAM21A	33-1	VRMCB5U	34-2
VAM22A	33-2	VRMC00	34-2
VAM23A	33-2	VRMR2AV	34-2
VAM24A	33-2	VRVM1A	31-0
VAM31A	33-2	VRVM2A	31-0
VAM32A	33-2	VRVM3A	31-0
VAM33A	33-2	VRVM4A	31-0
VAM34A	33-2	VRVM5A	31-0
VBM11A	33-2	VRVM6A	31-0
VBM12A	33-2	VRVM7A	31-0
<u>OUTPUTS</u>	<u>F/O-SH</u>	<u>OUTPUTS</u>	F/O-SH
VAINHA	33-1	VTIBTA	33-1
VATENAV	33-1		33-2
	34-2	VTRAD0T	31-0
	36-2	VTRAD1T	31-0
VB1NHA	33-2	VTRAD2T	31-0
VBTENAV	33-2	VTRAD3T	31-0
	34-2	VTRAD4T	31-0
	36-3	VTRAD5T	31-0
VTESE0	32-0	VTRAD6T	31-0
VTESTR	26-2	VTRAD7T	31-0
	36-2	VTRAD8T	31-0
	36-3	VTRAD9T	31-0
VTEST1X	52-3		




FO-35. Video Compressor Test Logic Diagram

- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 DEFINITIONS FOR SYMBOLS SHOWN ARE AS
 - FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - POINTS.
 REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.
 SPIXXX INDICATES +557 PULL UP THROUGH

 - RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



FO-36. Video Compressor Timing and Control Logic Diagram (Sheet 1 of 3)


NOTES: UNLESS OTHERWISE SPECIFIED

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1.


 (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - Δ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE


OUTPUT TO SAME FIGURE

- 4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- 6 REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
- 7 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.



FO-36. Video Compressor Timing and Control Logic Diagram (Sheet 2 of 3)





FO-36. Video Compressor Timing and Control Logic Diagram (Sheet 3 of 3)

CHANNEL B DATA SHIFT LATCH


VRENDANY 52 7 AIIID

VCSENAY 44 K R 8 45 NC


SPIOSO SO

PIO DATA SHIFT ENABLE


<u>INPUTS</u>	F/O-SH	<u>OUTPUTS</u>	<u>F/O - SH</u>	<u>OUTPUTS</u>	<u>F/O - SH</u>
CCCHEA	38-2	CLDAXE	40-2	A1114(N)	52-8
CCRMCA	38-3	CLDAXW	40-2	A1114(P))	52-3
CLCVCO	54-1	CLDAYN	40-2	A1114(R)	52-4
CLDDCAS	54-1	CLDAYS	40-2	A1115(A))	52-4
KH000D4	20-0	CLLE4A	39-1	A1115(B))	52-4
KH001D4	20-0	CLLNAA	25-1	A1115(C))	52-4
KH002D4	20 0	CLPEYA	40-1	A1115(D)	52-4
KH003D4	20-0	CLOACA	25-1	A1115(E)	52-4
KH004D4	20-0	CLSVEA	39-2	A1115(F)	52-4
KH005D4	20-0	CLVDCO	39-2	A1115(G))	52-4
KH006D4	20-0	CLXDAT	52-4	A1115(H)	52-4
KH007D4	20-0	CLYDAT	52-4	A1115(I)	52-4
KH008D4	20-0	CSWLNA	54-1	A1115(J))	52-4
KH009D4	20-0	CTACTA	25-1	A1115(K))	52-4
KH010D4	20-0	SWPC0MP	39 2	A1115(L))	52-4
KH011D4	20-0	A1112(F))	54-1	A1115(M))	52-4
KH012D4	20-0	A1112(H))	54-1	A1115(N)	52-4
KH013D4	20-0	A1114(A)	52-4	A1115(P))	52-4
KH014D4	20-0	A1114(B)	52-4	A1115(R))	52-4
KH015D4	20-0	A1114(C))	52-4		
kl000D4	22-0	A1114(D)	52-4		
KLOOID4	21-0	A1114(E)	52-4		
KL002D4	22-0	A1114(F)	52-4		
KL004D4	22-0	A1114(G)	52-4		
KL009D4	22-0	A1114(H)	52-3		
VR1VT0	34-2	A1114(I)	52-3		
A1112(A)	64-1	A1114(J)	52-3		
A1112(C)	54-1	A1114(K)	52-3		
A1112(D)	54-1	A1114(4	52-3		
A1112(E))	54-1	A1114 (M)	52-3		




FO-37. Display Generator Line Generator Logic Diagram (Sheet 1 of 4)



FO-37. Display Generator Line Generator Logic Diagram (Sheet 2 of 4)



FO-37. Display Generator Line Logic Diagram (Sheet 3 of 4)



<u>INPUTS</u>	<u>F/O - SH</u>	<u>OUTPUTS</u>	<u>F/O - SH</u>
CLCVC0	54-1	CCCHEA	37-2
KH008D4	20-0	CCCVEA	39-2
KH009D4	20-0	CCDAXE	40-2
KH010D4	20-0	CCDAXW	40-2
KH011D4	20-0	CCDAYN	40-2
KH012D4	20-0	CCDAYS	40-2
KH013D4	20-0	CCRMCA	37-2
KH014D4	20-0	CCSTOA	52-3
KL007D4	22-0	CCXSN0	52-3
KL008D4	22-0	CCYSN0	52-3
		A1126(A)	52-3
		A1126(B)	52-4
		A1126(C)	52-4
		A1126(D)	52-4
		A1126(E)	52-4
		A1126(F)	52-4
		A1126(G)	52-4
		A1126(H)	52-4
		A1126(I)	52-4
		A1126(J)	52-4
		A1126(K)	52-3
		A1126(L)	52-3
		A1126(M)	52-3


FO-38. Display Generator Character Generator Logic Diagram (Sheet 1 of 3)

- NOTES: UNLESS OTHERWISE SPECIFIED


 1. PARTIAL REFERENCE
 DESIGNATIONS ARE SHOWN; FOR
 COMPLETE DESIGNATIONS,
 PREFIX WITH APPLICABLE UNIT
 NUMBER AND ASSEMBLY
 DESIGNATION.

 2. ALL CIRCUITS SHOWN ON THIS
 FIGURE ARE CONTAINED ON LEFT
 HAND CARD CAGE A1A1. (SINCE
 MULTIPLE DISPLAY CONSOLES ARE
 USED, ABBREVIATED
 - USED, ABBREVIATED
 DESIGNATIONS ARE SHOWN).
 DEFINITIONS FOR SYMBOLS
 SHOWN ARE AS FOLLOWS:
- - INPUT FROM ANOTHER FIGURE
 INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND
 ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- 4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.

 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINT.
- CIRCUIT CARD TEST POINTS.



FO-38. Display Generator Character Generator Logic Diagram (Sheet 2 of 3)



FO-38. Display Generator Character Generator Logic Diagram (Sheet 3 of 3)

INPUTS	<u>F/O - SH</u>	OUTPUTS	F/O - SH
CCCVEA	38-3	CVATBP	52 -4
CLCVD0	54-1		
CLLE4A	37-3		
CLSVEA	37-3		
CLVDC0	37-3		
KH000D4	20-0		
KH001D4	20-0		
KH002D4	20-0		
KH003D4	20-0		
KH004D4	20-0		
KH005D4	20-0		
KH006D4	20-0		
KH007D4	20-0	*	
KH008D4	20-0		
KH009D4	20-0		
KH010D4	20-0		
KH011D4	20-0		
KH012D4	20-0		
KH013D4	20-0		
KH014D4	-20-0		
KH015D4	-20-0		
KLV1D0	22-0		
SWPC0MP	37-1		
V0D21 D4	32-0		
V0D22 D4	32-0		
V0D23 D4	32-0		


FO-39. Display Generator Video Subsystem Logic Diagram (Sheet 1 of 2)

- NOTES: UNLESS OTHERWISE SPECIFIED


 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.


 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). SHOWN).
 DEFINITIONS FOR SYMBOLS SHOWN ARE AS
 - FOLLOWS:

 - INPUT FROM ANOTHER FIGURE
 INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND
 ANOTHER FIGURE
 OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 INDICATES FRONT PANEL MARKINGS.



FO-39. Display Generator Video Subsystem Logic Diagram (Sheet 2 of 2)






FO-40. Display Generator Deflection Subsystem Logic Diagram (Sheet 1 of 2)

- NOTES: UNLESS OTHERWISE SPECIFIED


 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE **OUTPUT TO ANOTHER FIGURE**
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
 - REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
 - CIRCUITS CIRCUITS.

 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.

 SPIXXX INDICATES +5V PULL UP THROUGH
 RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-
 - 8 FOR COMMON LISTING.



Change 1 FO-40. Display Generator Deflection Subsystem Logic Diagram (Sheet 2 of 2)



INPUTS

ALI12B

ALI13B

K5MZA04

K5MZC04

K5MZE04

LCTRKA

RAS330V

RCUETA

REPLA0V

RLADP0V

RMRSTD4

R0S030V

R0S060V

R0S070V

ROUTS0V

RWHIP0V

R5MZBA

F/O - SH

5-0

5-0

5-0

54-3

54-3

54-2

46-0

45-2

53-0

46-0

46-0

54-3

OUTPUTS

RNORME

ROACH0

RPROCE

RSECAE

RSECBA

RSPCLE

RTA190V

RTESTE

VKILM0


VMILE0

VRAZHE


FO-41. Front Panel Lamp Control Logic Diagram (Sheet 1 of 4)

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN: FOR COMPLETE DESIGNATIONS. PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND


 - ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE
- SIGNAL LOOK UP AND CIRCUIT CARD TEST REFER TO DISPLAY CONSOLE POWER
- DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
- INDICATES EQUIPMENT MARKINGS.
- SWITCH A09 SEGMENTS A THRU M TERMINALS 1, 2, 3 AND 5 THRU 12 ARE CONNECTED TO RESPECTIVE TERMINALS OF SEGMENT A.




FO-41. Front Panel Lamp Control Logic Diagram (Sheet 2 of 4)



Change 1 FO-41. Front Panel Lamp Control Logic Diagram (Sheet 3 of 4)




Change 1 FO-41. Front Panel Lamp Control Logic Diagram (Sheet 4 of 4)



FO-42. Front Panel Input/ Output Control Logic Diagram

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- SHOWN).
 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- 6. REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS
- 7. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- 8. SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



FO-43. Front Panel AP Data Select Logic Diagram

- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND
 - ASSEMBLY DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS FIGURE ARE
 CONTAINED ON LEFT HAND CARD CAGE A1A1.
 (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS

ANPUT FROM ANOTHER FIGURE
ANPUT FROM SAME FIGURE
OUTPUT TO ANOTHER FIGURE
OUTPUT TO BOTH SAME AND ANOTHER
FIGURE OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET
- TESTABLE AND CIRCUIT CARD LOCATIONS. REFER TO TABLE 5-6 THRU 5-8 FOR
- COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER
- AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AN

ASSEMBLY DESIGNATION.
ALL CIRCUITS SHOWN ON THIS FIGURE ARE
CONTAINED ON LEFT HAND CARD CAGE A1A
(SINCE MULTIPLE DISPLAY CONSOLES ARE

SHOWN).
DEFINITIONS FOR SYMBOLS SHOWN ARE A

REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTA

SIGNAL LOOK UP AND CIRCUIT CARD TEST

DISTRIBUTION DIAGRAMS FOR DC POWER A GROUND CIRCUITS.
CIRCUIT SYMBOLS INCLUDE CARD LOCATION

AND CIRCUIT CARD PIN NUMBERS.
SPIXXX INDICATES +5V PULL UP THROUGH
RESISTOR CARDS; REFER TO TABLE 5-6

MS200171A

POINTS.
REFER TO DISPLAY CONSOLE POWER

AND CIRCUIT CARD LOCATIONS.
REFER TO TABLE 5-6 THRU 5-8 FOR COMPLE

THRU 5-8 FOR COMMON LISTING

INDICATES EQUIPMENT MARKING

INPUT FROM ANOTHER FIGI INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGU

OUTPUT TO BOTH SAME AN OUTPUT TO SAME FIGURE

_NOTES: UNLESS OTHERWISE SPECIFIED

STH COLUMN SELECT

REGNTAY

ROW 165 48
ROW 125 64
ROW 135 45
ROW 145 64
ROW 155 47

W272

CHART 1. SWITCH CODE TO SWITCH NOMENCLATURE CROSS REFERENCE P/O ROW ENCODER FU BY BIN AGI
(GPARE)
(GPARE) TYPE I CATEGORY SELECT M993 And A Sind TEST A SECT M SECT PROC IN SIP - -SPCL NORM SPX087 A1138 ARD DATA SELECTIONS ADS

A

CONTRL

CMD

BNTRV B PATER PATA MAD PRIEND SAL MONIBER

BELD UNK CHOP

DESIGN VINK CHOP

ECCMI MANUAL

DESIGN SAL

AND DESIGN STATUS

BELD COMP

BEL 42 TRACK ADL HEIGHT ADRS DROP CLEAR REGISTER CIRCUIT CLEAR HOLD FIRE

DIPUTS

R6M2BA

REG190E

REGISTE REGISEE

REMADOV RMXL10V


RMXL20V RMXL20V

RINVEOV

54-2


rsenajq

CHANGE 1 FO-44. Front Panel Switch Coding Logic Diagram (Sheet 1 of 2)




FO-44. Front Panel Switch Coding Logic Diagram (sheet 2 of 2)

INPUTS	F/O - SH	OUTPUTS	<u>F/0 -</u>
K5MZA04	54-3	RBEGEK	44-2
K5MZE04	54-3	RCUETA	41-3
LFSTVS	49-0	RM AR1U	48-0
RCMD1A	42-0	RM AR1K	42-6
REG180E	43-0	RMUX31X	43-1
REGIS1E	43-0	RMUX41X	43-
REGISTE	43-0	ROUTSOV	41-
RENADOV	42-0	RUX5DD4	43-
RLADP0V	42-0	RXM L10V	44~
RMRSTD4	53-0	RXML20V	44-
RSENAKQ	44-2	RXM L30V	44-




FO-45. Front Panel Data Multiplexing Logic Diagram (sheet 1 of 2)




FO-45. Front Panel Data Multiplexing Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - SH	OUTPUTS	F/O - SH
ALI00B	5-0	ALI00B	5-0
ALI01B	5-0	ALI01B	5-0
ALI02B	5-0	ALI02B	5-0
ALI03B	5-0	ALJ03B	5-0
ALI04B	5-0	ALI04B	5-0
ALI05B	5-0	ALI05B	5-0
ALI06B	5-0	ALI06B	5-0
ALI07B	5-0	ALI07B	5-0
ALI08B	5-0	ALI08B	5-0
ALI09B	5-0	ALI09B	5-0
ALI10B	5-0	ALI10B	5-0
ALI11B	5-0	ALJ11B	5-0
ALI12B	5-0	(RAS11D4)	
ALI13B	5-0	ALI12B	5-0
ALI14B	5-0	(RAS12D4)	
ALI15B	5-0	ALI13B	5-0
K5MZA04	54-3	(RAS13D4)	
K5MZB04	54-3	ALI14B	5-0
RLADP0V	42-0	ALI15B	5-0
RM AR 1J	45-2	RAS330V	41-1
RMUX61X	43-0	RASB33E	36-1
RPATRA	42-0	RMSBE0V	42-0
		R0S020V	42-0
		R0S030V	41-2
		R0S050V	43-0
		R0S060V	41-2
			43-0
		R0S070V	41-2
			43-0
		R0S080V	42-0
		R0S150V	42-0



FO-46. Front Panel Input/Output Data Buffer Register Logic Diagram

INPUTS	<u>F/O - SH</u>	INPUTS	F/O - SH
A10MA04	54-2	LOTACJ	51-0
LBYC10E	51-0	LOTACK	51-0
LBY0CA	51-0	LRST4D1	53-0
LBYXE0	51-0	XJ0PCT	48-1
LOMXLTA	48-1	XJ00CT	48-1
LOMXLTB	48-1	XJ01CT	48-1
LOMXLTC	48-1	XJ02CT	48-1
LOMXLTD	48-1	XJ03CT	48-1
LOMXMTA	48-1	XJ04CT	48-1
LOMXMTB	48-1	XJ05CT	48-1
LOMXMTC	48-1	XJ06CT	48-1
LOMXMTD	48-1	XJ07CT	48-1
OUTPUTS	<u>F/O - SH</u>	OUTPUTS	F/O - SI
LBYPEJ	51-0	LPARN2X	48-1
LPARN1X	51-0		




FO 47. Computer Buffer/C-BIT Parity Generation Logic Diagram

- NOTES: UNLESS OTHERWISE SPECIFIED


 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN
 ; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - **OUTPUT TO ANOTHER FIGURE**
 - OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
 - REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 - GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200176




FO-48. Computer Buffer/C-BIT Input/Output Register Logic Diagram (Sheet 1 of 2)

- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - **OUTPUT TO ANOTHER FIGURE** OUTPUT TO BOTH SAME AND ANOTHER FIGURE OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
 INDICATES FRONT PANE; MARKING




Change 1 FO-48. Computer Buffer/C-BIT Input/Output Register Logic Diagram (Sheet 2 of 2)


A10MA04	54-2	LCRETK	53-
ASMECH4	54-2	LCTRKA	54-3
ASMED64	84-2	LDVDeeV	50-
ALMEE DA	54-5	Lopucau	51-4
KDCTBA	10-2	LESTIDI	53-4
LADOROE	46-1	LASTEDI	53-4
LADROX	83-0	LMIT4D1	53-4
LAPTRA	P-3	LTEAGEE	48-1
LBITOOV	40-0	LTSAG1E	44-1
Lineages	58-1	LTSAGRE	46-7
LBTERIQ	40-4	LTSDGSE	44-1
LBYCISE	81-0	LTSDG1E	44-1
LBYXED	51- 0	LTROGEE	48-1
LBY4COV	82- 0	LTEDGRE	44-1
LETECOV	51- - 0	KJOPCT	44-1
LCUTA	40-1		
OVIEWE	P40 - ==		
LVCTIME SALEVIE	7/0 - m	OUTPUT	F/O - B
****	***	Limbo	1-0
	#-I		44-1 54-2
LAPON	10-4	LIBRAR	
	14-2	******	1-0
	14-1		50-2
(LIBROW (LIBROW)			\$1-0
LISTRONY	90-I	LIBECO	19-2
	50-o	LTCHAT	≈ -1
THE PARTY OF	SS-1	LTCOM	10- 1
PATHEMA	90-1		60-0
	29-4	(LVCTOR)	34-2 26-0
LOCLPAY	30-0	1	=-
(BCG00	20-4	(Link vision)	=-
	30-2	LVMPCHE (LIM VMMU)	25-4
,nedestro	61-0		25-0
PHT W	# -1	(ENAMED)	
JULIU JALIU	# -1 ↔	LWINGE	**



Change 1 FO-49. Computer Buffer/C-BIT Test Decoding Logic Diagram




FO-50. Computer Buffer/C-BIT Alterable Processor and Display Output Unit Interface Logic Diagram (Sheet 1 of 2)



FO-50. Computer Buffer/C-BIT Alterable Processor and Display Output Unit Interface Logic Diagram (Sheet 2 of 2)
Logic Diagram

INPUTE
AIBRED4
A10MA04
A10MA04
A10MBA
A5MSQK
A5MZ,04
A5MZ,004
A5MZ,004
LBSRDJ
LBSRDJ
LBSRDK
LBSPEJ
LCB0IA
LCPAD0
LCRSTK
LDDME0
LENADOV
LENADOV
LLENADOV
LLENADOV LTSG0R LTSG1R LTSG2R LTSG3R LTSGSR 52-1 47-0 48-1 48-2 53-6 49-0 50-2 50-2 48-1 LTSG7R XJCMST XJ00CT XJ04CT XJ04CT XJ06CT XJ07CT CUTPUTS LBYCIDE LBYCISE LBYC21E
LBYLCA
LBYMV0
LBYCCA
LBYTUQ
LBYXE0 48-1 48-1 47-0 50-2 47-0 49-0 49-0 49-0 50-2 LOPEBAV Loproiu Loproiu Loproiu Loproiu LBY4C0V LBY6C0V




FO-51. Computer Buffer/CBIT Input/Output Control Logic Diagram

NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY

- DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:


 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND ANOTHER FIGURE OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND
- CIRCUIT CARD LOCATIONS.
 REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE
 SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
- GROUND CIRCUITS. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND
- CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



FO-52. Computer Buffer/CBIT Bit Sample Multiplexing Logic Diagram (Sheet 1 of 4)


- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- . ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - △ INPUT FROM ANOTHER FIGURE
 △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE
- AND CIRCUIT CARD LOCATIONS.

 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
- 6. REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
- 7. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.
- 8. SPIXXX INDICATES +5V PULL UP THROUGH
 RESISTOR CARDS; REFER TO TABLE 5-6 THRU 58 FOR COMMON LISTING.




FO-52. Computer Buffer/CBIT Bit Sample Multiplexing Logic Diagram (Sheet 2 of 4)






FO-52. Computer Buffer/CBIT bit Sample Multiplexing Logic Diagram (Sheet 3 of 4)



MS200226

INPUTS	F/O - SH	INPUTS	F/O - SH
A5MZA04	54-2	LDVSP0V	50-2
A5MZB04	54-2	L0PRG4U	51-0
A5MZC04	54-2	LTC030V	49-0
LBITG0V	49-0	XJCMST	48-1
LDC0BA	50-2	XJENST	48-1
LDVSPA	50-2		
OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
AIBRSD4	1-0	LADRS0	1-0
	3-0		13-0
	4-0	LADRXK	49-0
	12-0	LCRSTK	48-1
	51~0		49-0
AMRSTAV	5-0		50-2
	9-1		51-0
	10-0	LDCRS0V	25-2
	12-0	LMRSTK	50-2
DDIPSA	48-1	LR0DEJ	8-2
KMRSTB4	19-1	LRODEK	50-2
	22-0	LRST1D1	49-0
	24-0		50-2
	28-0		52-1
	29-0	LRST2D1	49-0
	35-0		52-1
	36-1	LRST4D1	47-0
	44-1		49-0
			50-2
			51-0
		LRST5D1	50-2
			52-1
		RMRSTD4	41-1
			42-0
			45-2




FO-53. Computer Buffer/C-BIT Initialization Logic Diagram

- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ASSEMBLY DESIGNATION.
 ALL CIRCUITS SHOWN ON THIS FIGURE ARE
 CONTAINED ON LEFT HAND CARD CAGE A1A1.
 (SINCE MULTIPLE DISPLAY CONSOLES ARE
 USED, ABBREVIATED DESIGNATIONS ARE
- SHOWN).
 DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE
 OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- POINTS.
 REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND
 GROUND CIRCUITS.
 CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.
 SPIXXX INDICATES +5V PULL UP THROUGH
- RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
- INDICATES FRONT PANEL MARKING.


ANDURO	D (0						
INPUTS CSWLNA	F/O - SH						
VACENS	37-3 36-2						
VBCENS	36-3						
A1112(F)	37-1						
A1112(H)	37-1						
OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
ACTRKA	7-1	A5MZD04	9-2	K5MZA04	22-0	R5M2BA	41-2
	9-1		11-0		36-1		41-3
	12-0		12-0		42-0		41-4
AMWRKO	2-0		48-1		45-1		44-2
	7~0		49-0		46-0	VACP60	36-2
ASMSQK	51~0		50-2	K5MZBAH	16-2	VAC5004	35-0
	54-2	ASMZE04	5-0		16-4		36-2
A5MZAA	6-1		11-0		25-2	VBC5004	36-2
	6-2		49-0		29-0	VBD5004	36-3
	6-3		50-2	K5MZB04	24-0	VBGP60	36-3
	13-0		52-1		28-0	VCLK504	32-0
	52-1	A5SQFAV	7-2		36-1		35-0
ASMZA04	5-0	A5SQT0	4-0		41-2		36-2
	9-2	A10MA04	1-0		42-0	A1112(A)	37-1
	48-1		47-0		46-0	A1112(C)	37-1
	50-2		49-0	KSMZCAH	29-0	A1112(D)	37-1
	51-0		51-0		30-6	A1112(E)	37-1
	53-0	A10MB04	4-0	K5M2C04	22-0		
A5MZB04	8-2	A10MC04	4-0		28-0		
	11-0		51-0		36-1		•
	44-2	A10M204	4-0		41-2		
	48~1	AIONBA	2-0		43-0		
	50-2		3-0	K5MZD0	19-2		
	52-1		51-0		22-0		
	53-0	A10NCA CLCVC0	2-0		23-0		
A5MZC04	4-0	CLCVCO	37-1	K5MZE04	21-0		
	9-2		38-3 40-1		22-0		
	10-0	CLCVDO			25-1		
	48-1	CLDDCAS	39-2 37-2		36-1		
	49-0	CLDICAS	37-2 37-4		41-2		
	50-2	KCTRKA			45-2		
	53-0	NO I INCA	17-1 19-1	K5MZG0	28-0		
					42-0		
		KMWRKo	24-0	K5SQFAV	17-0		
		K5MID04	17-2 22-0	LCTRKA	41-3		
		CONTINA	22-0 28-0		50-2		
			28-0		51-0		




FO-54. Clocking Circuit Logic Diagram (Sheet 1 of 3)

- NOTES: UNLESS OTHERWISE SPECIFIED

 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND
 - ANOTHER FIGURE OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST
- REFER TO DISPLAY CONSOLE POWER
 DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS
 AND CIRCUIT CARD PIN NUMBERS.




FO-54. Clocking Circuit Logic Diagram (Sheet 2 of 3)



FO-54 Clocking Circuit Logic Diagram (Sheet 3 of 3)

10%	SOURCE DAT	74	
Signal	Location	<u>Pin</u>	<u>TP</u>
XJOPCH	A1345	38	TP6B
XJOPCG	A1345	40	TP7B
х Јоосн	A1341	38	тр6в
XJ00CG	A1341	40	TP7B
х ЈО1СН	A1341	34	TP12B
XJO1CG	A1341	36	TP13B
хЈогсн	A1342	38	TP6B
XJ02CG	A1342	40	TP7B
хлоэсн	A1342	34	TP12B
XJ03CG	A1342	36	TP13B
хЈО4СН	A1343	38	TP6B
XJ04CG	A1343	40	тр7В
XJO5CH	A1343	34	TP12B
XJ05CG	A1343	36	TP13B
х Јобсн	A1344	38	TP6B
XJ06CG	A1344	40	TP7B
х Јотсн	A1344	34	TP12B
XJ07CG	A1344	36	TP13B
XJROCH	A1335	38	TP6B
XJROCG	A1335	40	TP7B
XJR1CH	A1335	34	TP12B
XJR1CG	A1335	36	TP13B
XJR2CH	A1336	38	TP6B
XJR2CG	A1336	40	TP7B
XJR3CH	A1336	34	TP12B
XJR3CG	A1336	36	TP13B
XJR4CH	A1337	38	тр6В
XJR4CG	A1337	40	TP7B
XJR5CH	A1337	34	TP12B
XJR5CG	A1337	36	TP13B
XJR6CH	A1338	38	TP6B
XJR6CG	A1338	40	TP7B
XJR7CH	A1338	34	TP12B
XJR7CG	A1338	36	TP13B
XJENSH	A1340	34	TP12B
XJENSG	A1340	36	TP13B
XJCMSH	A1340	38	TP6B
XJCMSG	A1340	40	TP7B
XJINCH	A1345	34	TP12B
XJINCG	A1345	36	TP13B
XJOBCH	A1339	38	тр6в
XJOBCG	A1339	40	TP7B
XJRDYH	A1339	34	TP12B
XJRDYG	A1339	36	TP13B


IOX SOURCE DATA



FO-55. IOX Interface Interconnection Diagram


DOU SOURCE DATA

Signal	Location	<u>Pin</u>	TP
DDOPCH	A1241	34	TP12E
DDOPCG	A1241	36	TP1 3E
DDOOCH	A1242	38	ТР6В
DDOOCG	A1242	40	ТР7В
DDO1CH	A1242	34	TP12E
DDO1CG	A1242	36	TP13E
DDO2CH	A1243	38	тр6в
DDO2CG	A1243	40	TP7B
DDO3CH	A1243	34	TP12E
DDO3CG	A1243	36	TP13E
DDO4CH	A1244	38	TP6B
DDO4CG	A1244	40	ТР7В
DDO5CH	A1244	34	TP12E
DD05CG	A1244	36	TP13E
DDO6CH	A1245	38	тр6в
DDO6CG	A1245	40	ТР7В
DDO7CH	A1245	34	TP12B
DDO7CG	A1245	36	TP13B
DDSNCH	A1241	38	тр6в
DDSNCG	A1241	40	TP7B
DDOURH	A1240	34	TP12B
DDOURG	A1240	36	TP13B
DDREQH	A1240	33	TP6B
DDREQG	A1240	40	тр7В
DRQIABC	A1229	52	TP20A
DMTOABC	A1229	21	TP26A
DMPECB4	A1228	30	TP15A
DMPEDB4	A1228	21	TP10B
DORNCB4	A1228	1	TP2B




TM 9-1430-655-20-4-3


FO-56. DOU Interface Interconnection Diagram




M\$200191A




Change 1 FO-57. Display Console Power Distribution Diagram (Sheet 2 of 5)




FO-57. Display Console Power Distribution Diagram (Sheet 3 of 5)







FO-57. Display Console Power Distribution Diagram (Sheet 5 of 5)




FO-58. Remote Display Console Power Distribution Diagram)




Change 1 FO-59. Display Console Cabling Diagram




MS200198




Change 1 FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 1 of 7)




FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 2 of 7)




FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 3 of 7)







FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 4 of 7)




FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 5 of 7)




Change 1 FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 6 of 7)



FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 7 of 7)




FO-62. Center Section Front Panel, Schematic Diagram





MS200207

FO-63. Right Hand Font Panel, Schematic Diagram (Sheet 1 of 2)



FO-63. Right Hand Font Panel, Schematic Diagram (Sheet 2 of 2)





MS200208

By Order of the Secretary of the Army:

JOHN A. WICKHAM, JR. General, United States Army Chief of Staff

Official:

DONALD J. DELANDRO Brigadier General, United States Army The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32, Section III, Organizational Maintenance requirements for AN/TSQ-73 Missile System.

☆U.S. GOVERNMENT PRINTING OFFICE 1985-544-178/335

RECOMMENDED CHANGES TO EQUIPMENT TECHNICAL PUBLICATIONS

	' '	_					
		.)			SOMET		RONG WITH PUBLICATION
	FROM: (PRINT YOUR UNIT'S COMPLETE ADDRESS)						
K	FV				HIS FORM. DUT, FOLD IT		
	CAREFULLY TEAR IT OUT, FOLD IT AND DROP IT IN THE MAIL. DATE SENT						
PUBLICAT	PUBLICATION NUMBER PUBLICATION DATE PUBLICATION TITLE						
BE EXACT PIN-POINT WHERE IT IS IN THIS SPACE, TE			S SPACE, TE	LL WHA	AT IS WRONG		
PAGE NO.	PARA- GRAPH	FIGURE NO.	TABLE NO.				ONE ABOUT IT.
PRINTED NAME, GRADE OR TITLE AND TELEPHONE NUMBER SIGN HERE							

DA 1 FORM 2028-2

PREVIOUS EDITIONS ARE OBSOLETE. P.S.--IF YOUR OUTFIT WANTS TO KNOW ABOUT YOUR RECOMMENDATION MAKE A CARBON COPY OF THIS AND GIVE IT TO YOUR HEADQUARTERS.

THE METRIC SYSTEM AND EQUIVALENTS

'NEAR MEASURE

Centimeter = 10 Millimeters = 0.01 Meters = 0.3937 Inches

1 Meter = 100 Centimeters = 1000 Millimeters = 39.37 Inches

1 Kilometer = 1000 Meters = 0.621 Miles

YEIGHTS

Gram = 0.001 Kilograms = 1000 Milligrams = 0.035 Ounces

1 Kilogram = 1000 Grams = 2.2 lb.

1 Metric Ton = 1000 Kilograms = 1 Megagram = 1.1 Short Tons

LIQUID MEASURE

1 Milliliter = 0.001 Liters = 0.0338 Fluid Ounces

1 Liter = 1000 Milliliters = 33.82 Fluid Ounces

SQUARE MEASURE

1 Sq. Centimeter = 100 Sq. Millimeters = 0.155 Sq. Inches

1 Sq. Meter = 10,000 Sq. Centimeters = 10.76 Sq. Feet

1 Sq. Kilometer = 1,000,000 Sq. Meters = 0.386 Sq. Miles

CUBIC MEASURE

1 Cu. Centimeter = 1000 Cu. Millimeters = 0.06 Cu. Inches 1 Cu. Meter = 1,000,000 Cu. Centimeters = 35.31 Cu. Feet

TEMPERATURE

 $5/9(^{\circ}F - 32) = ^{\circ}C$

212° Fahrenheit is evuivalent to 100° Celsius

90° Fahrenheit is equivalent to 32.2° Celsius

32° Fahrenheit is equivalent to 0° Celsius

 $9/5C^{\circ} + 32 = {\circ}F$

APPROXIMATE CONVERSION FACTORS

TO CHANGE	TO	MULTIPLY BY
Inches	Centimeters	2.540
Feet	Meters	0.305
Yards	Meters	
Miles	Kilometers	1.609
Square Inches	Square Centimeters	6.451
Square Feet	Square Meters	
Square Yards	Square Meters	0.836
Square Miles	Square Kilometers	2.590
Acres	Square Hectometers	
Cubic Feet	Cubic Meters	0.028
Cubic Yards	Cubic Meters	
Fluid Ounces	Milliliters	
nts	Liters	0.473
arts	Liters	0.946
allons	Liters	3.785
Ounces	Grams	28.349
Pounds	Kilograms	0.454
Short Tons	Metric Tons	
Pound-Feet	Newton-Meters	1.356
Pounds per Square Inch	Kilopascals	
Miles per Gallon	Kilometers per Liter	0.425
Miles per Hour	Kilometers per Hour	1.609

TO CHANGE	TO	MULTIPLY BY
Centimeters	Inches	0.394
Meters	Feet	3.280
Meters	Yards	1.094
Kilometers	Miles	0.621
Square Centimeters	Square Inches	0.155
Square Meters	Square Feet	
Square Meters	Square Yards	1.196
Square Kilometers	Square Miles	0.386
Square Hectometers	Acres	
Cubic Meters	Cubic Feet	
Cubic Meters	Cubic Yards	
Milliliters	Fluid Ounces	
Liters	Pints	2.113
Liters	Quarts	1.057
`ers	Gallons	0.264
.ms	Ounces	0.035
.ograms	Pounds	2.205
Metric Tons	Short Tons	1.102
Newton-Meters	Pounds-Feet	0.738
Kilopascals	Pounds per Square Inch	0.145
ometers per Liter	Miles per Gallon	2.354
meters per Hour	Miles per Hour	0.621



PIN: 056872-001